WO2018161809A1 - Oled阵列基板及其制造方法和显示装置 - Google Patents

Oled阵列基板及其制造方法和显示装置 Download PDF

Info

Publication number
WO2018161809A1
WO2018161809A1 PCT/CN2018/077118 CN2018077118W WO2018161809A1 WO 2018161809 A1 WO2018161809 A1 WO 2018161809A1 CN 2018077118 W CN2018077118 W CN 2018077118W WO 2018161809 A1 WO2018161809 A1 WO 2018161809A1
Authority
WO
WIPO (PCT)
Prior art keywords
sub
pixel
pixels
layer pattern
adjacent
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/CN2018/077118
Other languages
English (en)
French (fr)
Inventor
杨忠英
吴建鹏
梁逸南
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
BOE Technology Group Co Ltd
Chengdu BOE Optoelectronics Technology Co Ltd
Original Assignee
BOE Technology Group Co Ltd
Chengdu BOE Optoelectronics Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by BOE Technology Group Co Ltd, Chengdu BOE Optoelectronics Technology Co Ltd filed Critical BOE Technology Group Co Ltd
Priority to US16/094,285 priority Critical patent/US10790339B2/en
Publication of WO2018161809A1 publication Critical patent/WO2018161809A1/zh
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
    • H10K59/30—Devices specially adapted for multicolour light emission
    • H10K59/35—Devices specially adapted for multicolour light emission comprising red-green-blue [RGB] subpixels
    • H10K59/351—Devices specially adapted for multicolour light emission comprising red-green-blue [RGB] subpixels comprising more than three subpixels, e.g. red-green-blue-white [RGBW]
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
    • H10K59/30—Devices specially adapted for multicolour light emission
    • H10K59/35—Devices specially adapted for multicolour light emission comprising red-green-blue [RGB] subpixels
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
    • H10K59/30—Devices specially adapted for multicolour light emission
    • H10K59/35—Devices specially adapted for multicolour light emission comprising red-green-blue [RGB] subpixels
    • H10K59/352—Devices specially adapted for multicolour light emission comprising red-green-blue [RGB] subpixels the areas of the RGB subpixels being different
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
    • H10K59/30—Devices specially adapted for multicolour light emission
    • H10K59/35—Devices specially adapted for multicolour light emission comprising red-green-blue [RGB] subpixels
    • H10K59/353—Devices specially adapted for multicolour light emission comprising red-green-blue [RGB] subpixels characterised by the geometrical arrangement of the RGB subpixels
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K71/00—Manufacture or treatment specially adapted for the organic devices covered by this subclass
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K71/00—Manufacture or treatment specially adapted for the organic devices covered by this subclass
    • H10K71/10—Deposition of organic active material
    • H10K71/16—Deposition of organic active material using physical vapour deposition [PVD], e.g. vacuum deposition or sputtering
    • H10K71/166—Deposition of organic active material using physical vapour deposition [PVD], e.g. vacuum deposition or sputtering using selective deposition, e.g. using a mask

Definitions

  • Embodiments of the present disclosure relate to an OLED array substrate, a method of fabricating the same, and a display device.
  • OLED organic light emitting diode
  • the film-forming technology of organic light-emitting materials is mainly vacuum evaporation, and a high-precision metal mask (FMM) is used in the evaporation process to limit the evaporation regions of different color luminescent materials. Therefore, in the evaporation process, it is necessary to consider not only the limitation of the process alignment on the evaporation process, but also the most important need to consider the influence of the fabrication precision of the FMM on the vacuum evaporation process. At present, with the increase of PPI of OLED display products, the size of the vapor-deposited pattern opening of FMM is required to be gradually reduced. In addition to the limitation of evaporation process and material properties, the fabrication precision of FMM is gradually reaching the limit.
  • FMM high-precision metal mask
  • the graphic opening size is used to increase the PPI of the display product.
  • the distance between the two sub-pixels is relatively small, it is easy to cause the luminescent material of one color to shift to the position of the luminescent material of another color during the evaporation process, so that the sub-pixel is actually displayed. The color is not the expected color, causing poor color mixing on the screen.
  • Embodiments of the present disclosure relate to an OLED array substrate including a substrate substrate and a plurality of pixel units thereon, wherein the plurality of pixel units are arranged in a plurality of rows extending in a first direction and in a second direction a plurality of columns extending upwardly, wherein each of the pixel units includes a plurality of sub-pixels that emit light of different colors, and at least two of the sub-pixels that emit light of the same color are in the first direction and the second direction At least one of them is adjacent to each other.
  • the light-emitting layers of the at least two sub-pixels that emit light of the same color and are adjacent to each other in at least one of the first direction and the second direction are integrally formed.
  • the sub-pixel of each of the pixel units includes a first sub-pixel, a second sub-pixel, and two third sub-pixels, wherein the first sub-pixel, the second sub-pixel, and the third sub-pixel
  • the emitted light has a different color; the first sub-pixel and the second sub-pixel are diagonally disposed, two of the third sub-pixels are diagonally disposed, and the first sub-pixel and the second sub-pixel are The line between the line and the line between the two of the third sub-pixels cross each other.
  • the first sub-pixel and the second sub-pixel have the same size and shape, and the two sub-pixels have the same size and shape.
  • the OLED array substrate includes: a continuous first luminescent layer pattern, wherein at least two of the first sub-pixels adjacent to each other in at least one of the first direction and the second direction a vertical projection of the light emitting region on the base substrate is located within a vertical projection of the first light emitting layer pattern on the base substrate; a continuous second light emitting layer pattern, wherein in the first direction A vertical projection of a light-emitting region of at least two of the second sub-pixels adjacent to each other in at least one of the second directions on the substrate substrate is located in the second light-emitting layer pattern on the substrate a vertical projection on the substrate; and a continuous third luminescent layer pattern, wherein the illuminating regions of the four of the third sub-pixels adjacent to each other in the first direction and the second direction are A vertical projection on the substrate substrate is located within a vertical projection of the third luminescent layer pattern on the substrate substrate.
  • the first luminescent layer pattern, the second luminescent layer pattern, and the third luminescent layer pattern each have a planar shape of a convex polygon.
  • the OLED array substrate includes: a continuous luminescent layer pattern, wherein at least two of the third sub-pixel illuminating regions adjacent to each other in at least one of the first direction and the second direction A vertical projection on the substrate substrate is located within a vertical projection of the luminescent layer pattern on the substrate substrate.
  • the luminescent layer pattern has a planar shape of a convex polygon.
  • shapes of the light emitting regions of the first sub-pixel and the second sub-pixel include a triangle, a pentagon, a trapezoid, a semicircle, or a hexagon; and the shape of the third sub-pixel includes a rectangle and a circle. , sector, triangle, trapezoid or hexagon.
  • the first sub-pixel is a red sub-pixel
  • the second sub-pixel is a green sub-pixel
  • the third sub-pixel is a blue sub-pixel.
  • Another embodiment of the present disclosure provides a display device, comprising the OLED array substrate of any of the above.
  • a further embodiment of the present disclosure provides a method for fabricating the OLED array substrate, comprising: depositing a first luminescent layer pattern as a first color light by using one of the first openings of the first reticle; Light-emitting layers of at least two of the first sub-pixels adjacent to each other in at least one of a direction and the second direction.
  • the sub-pixel of each of the pixel units includes a first sub-pixel, a second sub-pixel, and two third sub-pixels, and the first sub-pixel, the second sub-pixel, and the third sub-pixel are emitted.
  • the color of the light is different; the first sub-pixel and the second sub-pixel are diagonally disposed, two of the third sub-pixels are diagonally disposed, and between the first sub-pixel and the second sub-pixel a line connecting the lines between the two of the third sub-pixels, wherein at least two of the first sub-elements adjacent to each other in at least one of the first direction and the second direction
  • a vertical projection of the light-emitting region of the pixel on the substrate substrate is within a vertical projection of the first light-emitting layer pattern on the substrate.
  • the manufacturing method further includes: depositing a second luminescent layer pattern as the second color light by using the one first opening in the first reticle a light emitting layer of at least two of the second sub-pixels adjacent to each other in at least one of the first direction and the second direction, wherein at least one of the first direction and the second direction is at least one of A vertical projection of the light-emitting regions of the adjacent at least two of the second sub-pixels on the substrate substrate is located within a vertical projection of the second luminescent layer pattern on the substrate.
  • the manufacturing method further includes performing at least one of translation and flipping on the first reticle.
  • the manufacturing method of the OLED array substrate further includes: depositing, by using a second opening of the second mask, a third luminescent layer pattern as the same color light and at least in the first direction and the second direction An illuminating layer of the at least two third sub-pixels adjacent to each other, wherein at least two of the third sub-adjacent ones of the first direction and the second direction are adjacent to each other A vertical projection of the light-emitting region of the pixel on the substrate substrate is within a vertical projection of the third light-emitting layer pattern on the substrate.
  • the array substrate provided by the embodiment of the present disclosure has higher resolution and aperture ratio.
  • the manufacturing method of the array substrate provided by the embodiment of the present disclosure has a simplified process flow and low cost; the display device provided by the embodiment of the present disclosure has optimized brightness and lifetime.
  • FIG. 1 is a top plan view showing the structure of an OLED array substrate according to an embodiment of the present disclosure
  • FIG. 2 is a top plan view showing the structure of a mask of the first pattern region in which the opening of the mask is provided according to an embodiment of the present disclosure
  • FIG. 3 is a top plan view showing the structure of a mask of the second pattern region in which the opening of the mask is provided in the embodiment of the present disclosure
  • FIG. 4 is a top plan view showing the structure of an OLED array substrate according to an embodiment of the present disclosure
  • FIG. 5 is a top plan view showing the structure of an OLED array substrate according to an embodiment of the present disclosure
  • FIG. 6 is a top plan view showing the structure of an OLED array substrate according to an embodiment of the present disclosure.
  • FIG. 7 is a block diagram of an OLED display device according to an embodiment of the present disclosure.
  • FIG. 8 is a flowchart of a method of manufacturing an OLED array substrate according to an embodiment of the present disclosure
  • the OLED array substrate provided by the embodiments of the present disclosure can effectively improve the resolution and aperture ratio of the OLED display device under the existing process conditions without increasing the manufacturing difficulty of the FMM, and reduce the incidence of poor color mixing of the display device.
  • An embodiment of the present disclosure provides an OLED array substrate 100, as shown in FIG. 1, comprising a substrate substrate 10 and a plurality of pixel units 1 thereon.
  • a plurality of pixel units 1 are arranged in an array.
  • the plurality of pixel units 1 are arranged in a plurality of rows extending in the X direction (i.e., the first direction) and a plurality of columns extending in the Y direction (i.e., the second direction).
  • Each pixel unit 1 includes a plurality of sub-pixels of different colors. At least two of the sub-pixels of the same color are adjacent to each other in at least one of the first direction and the second direction.
  • the fact that two sub-pixels are adjacent in a certain direction means that there is no other sub-pixel in the certain direction passing through the two sub-pixels.
  • the luminescent layer patterns of adjacent identical color sub-pixels can be formed through the same opening of the mask pattern.
  • the same color sub-pixel refers to a sub-pixel that emits light of the same color. That is, the light-emitting layers of the at least two sub-pixels of the same color and adjacent to each other in at least one of the first direction and the second direction are integrally formed by the same opening of the reticle.
  • each sub-pixel is shown with its effective illumination area.
  • the sub-pixels in the OLED array substrate are formed by using an organic light-emitting material and vacuum evaporation.
  • the pattern of the sub-pixels is formed correspondingly through the openings of the masks opened on the mask during the evaporation process.
  • the size of the opening of the mask on the mask can be increased, and the gap between adjacent sub-pixels can be reduced. Small, so that the resolution and aperture ratio of the OLED display product can be improved without increasing the difficulty of fabrication of the mask, that is, the mask can be reduced under the condition of ensuring the same resolution and aperture ratio of the OLED display product.
  • the manufacturing process difficulty thereby reducing the difficulty of the evaporation process of the sub-pixel, improving the yield of the OLED display product; also improving the brightness and life of the OLED display product, and reducing the preparation cost of the OLED display product.
  • the pixel unit 1 includes a first sub-pixel 10, a second sub-pixel 11 and two third sub-pixels 12.
  • the first sub-pixel 10 and the second sub-pixel 11 are diagonally disposed
  • the two third sub-pixels 12 are diagonally disposed
  • the connection between the first sub-pixel 10 and the second sub-pixel 11 and the two third sub-pixels intersect each other.
  • the arrangement is such that the illuminating layer pattern of the adjacent color sub-pixels adjacent to the adjacent pixel unit 1 occupies a larger-sized graphic area, so that a plurality of colors of the same color can be formed at one time through the opening of one reticle.
  • the illuminating layer of the sub-pixel not only saves the preparation cost of the OLED array substrate, but also increases the difficulty of fabrication of the reticle, reduces the difficulty of the evaporation process of the sub-pixel, and improves the resolution and aperture ratio of the OLED display product, thereby Increased brightness and longevity of OLED display products.
  • the first sub-pixel 10 and the second sub-pixel 11 have the same size and shape
  • the two third sub-pixels 12 have the same size and shape.
  • the setting of the illuminating layer pattern of the adjacent color sub-pixels has a relatively regular pattern area, thereby not only reducing the manufacturing difficulty of the reticle, but also making the display brightness of the OLED display product uniform and improving the display of the OLED display product. effect.
  • the size and shape of the first sub-pixel 10 and the second sub-pixel 11 may also be different, and the size and shape of the two third sub-pixels 12 may also be different, that is, the first sub-pixel 10 and the second sub-pixel.
  • the size and shape setting of the 11 and the third sub-pixels 12 are not limited to the above-described manner in the embodiment, and may be arbitrarily set as long as the illuminating layer pattern occupying size of the adjacent same color sub-pixels in the adjacent pixel unit 1 can be ensured. A larger graphics area is fine.
  • a first luminescent layer pattern L1 filling the first pattern region 2 is formed by the same first opening P1 of the reticle 6.
  • the first pattern area 2 is substantially the same shape as the first opening P1 and has substantially the same size.
  • the planar size of the first pattern region 2 is, for example, approximately the sum of the planar dimensions of two adjacent first sub-pixels 10 and the planar dimensions of the gap therebetween.
  • the planar size of the first pattern region 2 is significantly larger than the planar size of the single first sub-pixel 10, such that the mask plate 6 is used for the plane corresponding to the opening of the mask forming the first sub-pixel 10 or the second sub-pixel 11.
  • the planar size of the opening of the mask is increased, thereby reducing the difficulty of fabricating the mask 6, reducing the difficulty of the evaporation process, and improving the life of the OLED display product;
  • the gap width between the adjacent two first sub-pixels 10 or the second sub-pixels 11 is reduced, thereby improving the resolution and aperture ratio of the OLED display product, thereby improving The brightness of the OLED display product.
  • a second luminescent layer pattern L2 filling the second pattern region 3 is formed by the same second opening P2 of the other masking plate 6'.
  • the second pattern area 3 and the second opening P2 have substantially the same shape and are substantially equal in size.
  • the plane size of the second pattern area 3 is the sum of the plane sizes of the four adjacent third sub-pixels 12 and the plane size of the gap between the four, that is, the plane size of the second pattern area 3 is significantly larger than the single third sub-pixel.
  • the planar size of 12 such that the planar size of the opening for the mask corresponding to the third sub-pixel 12 on the mask 6' is increased compared to the planar size of the opening of the mask in the prior art, Further, the manufacturing difficulty of the mask 6' is reduced, the difficulty of the evaporation process is reduced, and the life of the OLED display product is improved; at the same time, compared with the opening of the mask in the prior art, the adjacent four third
  • the gap width between the sub-pixels 12 is reduced, thereby increasing the resolution and aperture ratio of the OLED display product, thereby increasing the brightness of the OLED display product; in addition, the cost of the mask 6' is also reduced.
  • the first opening P1 of the first luminescent layer pattern for forming the adjacent two first sub-pixels 10 can be converted into adjacent ones by rotating by 180°. Openings of the second luminescent layer pattern of the two second sub-pixels 11. That is, by using a mask 6 having a plurality of first openings L1, evaporation of the first sub-pixel 10 and the second sub-pixel 11 can be achieved, thereby saving the cost of the mask 6.
  • the planar size of the opening of the mask for forming each sub-pixel in the embodiment is further increased with respect to the opening of the mask in the prior art, thereby reducing the difficulty in fabricating the mask 6 and ultimately reducing the difficulty.
  • the difficulty of the evaporation process is not necessary to reserve a mask pattern for forming a gap structure between two adjacent first sub-pixels 10 or two adjacent second sub-pixels 11 in the first mask; the second mask 6' There is also no need to reserve a mask pattern for forming a gap structure between four adjacent third sub-pixels 12. Therefore, the planar size of the opening of the mask for forming each sub-pixel in the embodiment is further increased with respect to the opening of the mask in the prior art, thereby reducing the difficulty in fabricating the mask 6 and ultimately reducing the difficulty. The difficulty of the evaporation process.
  • the gap region between the adjacent two first sub-pixels 10 or the adjacent second sub-pixels 11 is formed, for example, with a pixel defining structure and is not powered when the display is driven, thereby realizing the adjacent two first sub-pixels 10 or Insulation between the second sub-pixels 11; similarly, the gap region between the adjacent four third sub-pixels 12 is formed, for example, with a pixel-defining structure and is not powered during display driving, thereby realizing four adjacent The insulation between the third sub-pixels 12.
  • the shapes of the first sub-pixel 10 and the second sub-pixel 11 are pentagonal; the shape of the third sub-pixel 12 is a rectangle.
  • first sub-pixel 10 and the second sub-pixel 11 may also be other shapes such as a triangle, a pentagon, a trapezoid, a semicircle, or a hexagon; and the shape of the third sub-pixel 12 may also be Other shapes such as rectangle, circle, sector, triangle, trapezoid or hexagon.
  • the first sub-pixel 10 is a red sub-pixel
  • the second sub-pixel 11 is a green sub-pixel
  • the third sub-pixel 12 is a blue sub-pixel.
  • the sub-pixels of the three colors can determine the size ratio of the area according to actual needs, as long as the expected display effect can be achieved, the ratio of the area size of the three color sub-pixels is not limited.
  • the setting of the three-color sub-pixel in the pixel unit 1 in this embodiment can not only enable the pixel unit 1 to display the actual color of the pixel unit 1 according to the arrangement manner of the actual three-color sub-pixel, but also can be rendered by an algorithm.
  • the color display of the pixel unit 1 is achieved.
  • the display function of the two pixel units 1 can be realized by borrowing sub-pixels from each other in one pixel unit 1, thereby optimizing the display effect; for example, one pixel unit 1, one first sub-pixel 10 and one third sub-pixel 12, and then borrowed
  • a second sub-pixel 11 can realize the display function of one pixel unit 1; at the same time, one second sub-pixel 11 and one third sub-pixel 12, and then borrowing one first sub-pixel 10 can realize the display function of another pixel unit 1. .
  • An embodiment of the present disclosure provides an OLED array substrate. Different from the above embodiment, as shown in FIG. 4 , in the pixel unit 1 adjacent to each other in the row direction and the column direction arranged along the pixel unit 1 , Two of the two adjacent pixel units 1 in the row are adjacent in the row direction, and two of the two adjacent pixel units 1 in the column are adjacent in the column direction, and both The four adjacent sub-pixels 10 adjacent to each other in the row and adjacent to each other are adjacent to each other and their effective light-emitting regions are arranged in the third pattern region 4. For example, referring to FIG. 4, a third luminescent layer pattern L3 filling the third pattern region 4 is formed by the same third opening (not shown) of the further mask. For example, the first pattern area 4 has substantially the same shape as the third opening and is approximately equal in size.
  • the plane size of the third pattern area 4 is the sum of the plane sizes of four adjacent first sub-pixels 10 or four adjacent second sub-pixels 11 and the plane size of the gap between the four, that is, the third pattern area 4
  • the planar size is significantly larger than the planar size of the first sub-pixel 10 or the second sub-pixel 11 such that the planar size of the opening of the mask for the corresponding first sub-pixel 10 or the second sub-pixel 11 is formed on the mask.
  • the difficulty of fabricating the mask is reduced, the difficulty of the evaporation process is reduced, and the life of the OLED display product is improved;
  • the gap width between the adjacent four first sub-pixels 10 or the second sub-pixels 11 is reduced, thereby improving the resolution and aperture ratio of the OLED display product, thereby improving the OLED displays the brightness of the product.
  • the plane size of the second graphics area 3 is the sum of the plane sizes of the four adjacent third sub-pixels 12 and the plane size of the gap between the four, that is, the plane size of the second graphics area 3 is significantly larger than the third.
  • the planar size of the sub-pixel 12 such that the planar size of the opening for the mask corresponding to the third sub-pixel 12 on the mask is increased compared to the planar size of the opening of the mask in the prior art
  • the utility model further reduces the difficulty of fabricating the mask, reduces the difficulty of the evaporation process, and improves the life of the OLED display product; meanwhile, the adjacent four third sub-pixels are compared with the opening of the mask in the prior art.
  • the gap width between 12 is reduced, thereby increasing the resolution and aperture ratio of the OLED display product, thereby increasing the brightness of the OLED display product; in addition, reducing the cost of the mask.
  • An OLED array substrate is provided in the embodiment of the present disclosure.
  • the row direction and the column direction arranged along the pixel unit 1 are two adjacent to each other in the pixel unit 1.
  • the two third sub-pixels 12 of the two adjacent pixel units 1 are adjacent in the row direction, and the two third sub-pixels 12 of the two adjacent pixel units 1 are adjacent in the column direction, and
  • the four third sub-pixels 12 adjacent to each other and adjacent to each other are adjacent to each other and their effective light-emitting areas are arranged in the second pattern area 3 (as shown in FIG. 3).
  • the first sub-pixel 10 and the second sub-pixel 11 of any two adjacent pixel units 1 are adjacent in the row direction and the column direction, respectively, in the row direction and the column direction arranged along the pixel unit 1.
  • the plane size of the second pattern area 3 is the sum of the plane sizes of the four adjacent third sub-pixels 12 and the plane size of the gap between the four, that is, the plane size of the second pattern area 3 is significantly larger than the third sub-pixel 12
  • the planar size such that the planar size of the opening for the mask corresponding to the third sub-pixel 12 on the mask is increased compared to the planar size of the opening of the mask in the prior art, thereby reducing The difficulty of fabricating the mask, while reducing the difficulty of the evaporation process, and improving the life of the OLED display product; meanwhile, between the adjacent four third sub-pixels 12 compared to the opening of the mask in the prior art
  • the gap width is reduced, thereby increasing the resolution and aperture ratio of the OLED display product, thereby increasing the brightness of the OLED display product; in addition, reducing the cost of the mask.
  • first sub-pixel 10 and the second sub-pixel 11 may be formed by vapor deposition on the mask plates corresponding to the respective actual light-emitting layer patterns at the time of vapor deposition. Since the shape and size of the first sub-pixel 10 and the second sub-pixel 11 are the same, the first sub-pixel 10 can be formed separately by using a mask plate provided with the pattern of the first sub-pixel 10 during vapor deposition.
  • the mask forming the light-emitting layer pattern of the first sub-pixel 10 is rotated by 180° to form the second sub-pixel The luminescent layer pattern of 11, thereby saving the cost of the reticle.
  • an OLED array substrate is provided.
  • two pixel units 1 adjacent in any row direction are The two third sub-pixels 12 are adjacent in the row direction, and the effective light-emitting regions of the adjacent two third sub-pixels 12 are arranged in the fourth pattern region 5.
  • a fourth luminescent layer pattern L4 filling the fourth pattern region 5 is formed by the same fourth opening (not shown) of the further mask.
  • the first sub-pixel 10 and the second sub-pixel 11 of any two adjacent pixel units 1 are adjacent in the row direction along the row direction arranged by the pixel unit 1.
  • the first sub-pixel 10 and the second sub-pixel 11 of any two adjacent pixel units 1 are diagonally adjacent.
  • the plane size of the fourth pattern area 5 is the sum of the plane sizes of the two adjacent third sub-pixels 12 and the plane size of the gap between the two, and the plane size of the third pattern area 5 is significantly larger than the third section.
  • the planar size of the pixel 12 so that the planar size of the opening of the mask for the mask corresponding to the third sub-pixel 12 is increased compared to the planar size of the opening of the mask in the prior art, and further The manufacturing difficulty of the mask is reduced, the difficulty of the evaporation process is reduced, and the life of the OLED display product is improved.
  • the adjacent two third sub-pixels 12 are compared with the opening of the mask in the prior art.
  • the gap width between the two is reduced, thereby increasing the resolution and aperture ratio of the OLED display product, thereby increasing the brightness of the OLED display product.
  • first sub-pixel 10 and the second sub-pixel 11 may be formed by vapor deposition on the mask plates corresponding to the respective actual light-emitting layer patterns at the time of vapor deposition. Since the shapes and sizes of the effective light-emitting regions of the first sub-pixel 10 and the second sub-pixel 11 are the same, a mask provided with a light-emitting layer pattern for forming the first sub-pixel 10 is used at the time of vapor deposition. The light emitting layer patterns of the first sub-pixel 10 and the second sub-pixel 11 may be formed separately.
  • the mask pattern of the light-emitting layer pattern forming the first sub-pixel 10 is rotated by 180 to form the light-emitting layer pattern of the second sub-pixel 11, thereby saving the cost of the mask.
  • the OLED array substrate provided by the above embodiments of the present invention can increase the size of the opening of the mask on the mask by allowing the adjacent light-emitting layer patterns of the same color sub-pixel to pass through the opening of one mask. And reducing the gap between adjacent sub-pixels, thereby improving the resolution and aperture ratio of the OLED display product without increasing the difficulty of fabrication of the mask, that is, ensuring the same resolution of the OLED display product Under the condition of rate and aperture ratio, the manufacturing process difficulty of the mask is reduced, thereby reducing the difficulty of the evaporation process of the sub-pixel, improving the yield of the OLED display product, improving the brightness and life of the OLED display product, and reducing the OLED display product. Preparation costs.
  • each of the first to fifth luminescent layer patterns is a continuous luminescent layer pattern.
  • the present embodiment provides a display device, as shown in FIG. 7, including the OLED array substrate 100 provided in any of the above embodiments and the package substrate 200 disposed opposite the LED array substrate.
  • the manufacturing difficulty of the display device is reduced, the resolution and aperture ratio of the display device are improved, thereby improving the brightness and life of the display device, and reducing the display.
  • the cost of preparation of the device is reduced.
  • the display device may be any product or component having an organic electroluminescence display function such as an OLED panel, an OLED TV, a display, a mobile phone, a navigator or the like.
  • a further embodiment of the present disclosure provides a method of fabricating an OLED array substrate, as shown in FIG.
  • a first luminescent layer pattern as one of the first illuminating layer patterns as at least two of the first color light and at least one of the first direction and the second direction a light emitting layer of the first sub-pixel;
  • a first luminescent layer pattern as one of the first illuminating layer patterns as at least two of the first color and at least one of the first direction and the second direction a light emitting layer of the second sub-pixel;
  • a third luminescent layer pattern as at least two of the second illuminating layer pattern as a third color light and adjacent to each other in at least one of the first direction and the second direction A light emitting layer of the third sub-pixel.

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Electroluminescent Light Sources (AREA)

Abstract

一种OLED阵列基板及其制造方法和显示装置，该OLED阵列基板(100)包括衬底基板(10)和其上多个像素单元(1)，其中，多个像素单元排列成在第一方向(X)上延伸的多个行以及在第二方向(Y)上延伸的多个列，其中，每个像素单元包括发不同颜色光的多个子像素(10，11，12)，发同一种颜色光的至少两个子像素在第一方向和第二方向至少之一上彼此相邻。这样的阵列基板具有较高的分辨率和开口率。

Description

OLED阵列基板及其制造方法和显示装置
本申请要求于2017年3月7日递交的中国专利申请第201720216513.5号的优先权，在此全文引用上述中国专利申请公开的内容以作为本申请的一部分。
技术领域
本公开实施例涉及一种OLED阵列基板及其制造方法和显示装置。
背景技术
随着显示技术的发展，人们对有机发光二极管(Organic Light emitting Diode，OLED)显示产品显示效果的要求越来越高，因此制作高分辨率(Pixels Per Inch，PPI)、高亮度、长寿命的显示器件尤为重要。
目前有机发光材料成膜技术主要以真空蒸镀的方式为主，蒸镀过程中采用高精度金属掩膜板(Fine Metal Mask，FMM)来限制不同颜色发光材料的蒸镀区域。因此在蒸镀过程中，不仅需要考虑工艺对位对蒸镀工艺的限制，而且最主要的需要考虑FMM的制作精度对真空蒸镀工艺的影响。目前，随着OLED显示产品PPI的提升，要求FMM的蒸镀图形开口尺寸逐渐缩小，加之蒸镀工艺和材料性能的限制，FMM的制作精度逐渐达到极限，因此，无法继续靠缩小FMM的蒸镀图形开口尺寸来提高显示产品的PPI。另外，现有技术中，由于两个子像素的距离比较小，所以蒸镀过程中容易造成一种颜色的发光材料偏移到另外一种颜色的发光材料的位置上，使该处子像素实际显示的颜色并不是预计的颜色，造成屏幕的混色不良。
发明内容
本公开的实施例涉及一种OLED阵列基板，包括衬底基板和其上的多个像素单元，其中，所述多个像素单元排列成在第一方向上延伸的多个行以及在第二方向上延伸的多个列，其中，每个所述像素单元包括发不同颜色光的多个子像素，发同一种颜色光的至少两个所述子像素在所述第一方向和所述 第二方向至少之一上彼此相邻。
例如，发同一颜色光且在所述第一方向和所述第二方向至少之一上彼此相邻的所述至少两个子像素的发光层为一体形成的。
例如，每一所述像素单元的所述子像素包括一个第一子像素、一个第二子像素和两个第三子像素，其中，第一子像素、第二子像素和第三子像素的发出的光的颜色不同；所述第一子像素和所述第二子像素对角设置，两个所述第三子像素对角设置，且所述第一子像素和所述第二子像素之间的连线与两个所述第三子像素之间的连线相互交叉。
例如，所述第一子像素与所述第二子像素的发光区域的大小形状相同，两个所述第三子像素的发光区域的大小形状相同。
例如，所述的OLED阵列基板包括：连续的第一发光层图案，其中，在所述第一方向和所述第二方向至少之一上彼此相邻的至少两个所述第一子像素的发光区域在所述衬底基板的上的垂直投影位于所述第一发光层图案在所述衬底基板上的垂直投影之内；连续的第二发光层图案，其中，在所述第一方向和所述第二方向至少之一上彼此相邻的至少两个所述第二子像素的发光区域在所述衬底基板的上的垂直投影位于所述第二发光层图案在所述衬底基板上的垂直投影之内；以及连续的第三发光层图案，其中，在所述第一方向和所述第二方向上彼此相邻的四个所述第三子像素的发光区域在所述衬底基板的上的垂直投影位于所述第三发光层图案在所述衬底基板上的垂直投影之内。
例如，所述第一发光层图案、所述第二发光层图案和所述第三发光层图案均具有凸多边形的平面形状。
例如，所述的OLED阵列基板包括：连续的发光层图案，其中，在所述第一方向和所述第二方向至少之一上彼此相邻的至少两个所述第三子像素的发光区域在所述衬底基板的上的垂直投影位于所述发光层图案在所述衬底基板上的垂直投影之内。
例如，所述发光层图案具有凸多边形的平面形状。
例如，所述第一子像素和所述第二子像素的发光区域的形状包括三角形、五边形、梯形、半圆形或六边形；所述第三子像素的形状包括矩形、圆形、扇形、三角形、梯形或六边形。
例如，所述第一子像素为红色子像素，所述第二子像素为绿色子像素，所述第三子像素为蓝色子像素。
本公开另一实施例提供一种显示装置，其中，包括上述任一项所述的OLED阵列基板。
本公开又一实施例提供一种上述所述OLED阵列基板的制造方法，包括：采用第一掩模板的中的一个第一开口沉积第一发光层图案作为发第一颜色光且在所述第一方向和所述第二方向至少之一上彼此相邻的至少两个所述第一子像素的发光层。
例如，每一所述像素单元的所述子像素包括一个第一子像素、一个第二子像素和两个第三子像素，第一子像素、第二子像素和第三子像素的发出的光的颜色不同；所述第一子像素和所述第二子像素对角设置，两个所述第三子像素对角设置，且所述第一子像素和所述第二子像素之间的连线与两个所述第三子像素之间的连线相互交叉，其中，在所述第一方向和所述第二方向至少之一上彼此相邻的至少两个所述第一子像素的发光区域在所述衬底基板的上的垂直投影位于所述第一发光层图案在所述衬底基板上的垂直投影之内。
例如，在沉积所述第一发光层图案之后，所述制造方法还包括：采用所述第一掩模板中的所述一个第一开口沉积第二发光层图案作为发第二颜色光且在所述第一方向和所述第二方向至少之一上彼此相邻的至少两个所述第二子像素的发光层，其中，在所述第一方向和所述第二方向至少之一上彼此相邻的至少两个所述第二子像素的发光区域在所述衬底基板的上的垂直投影位于所述第二发光层图案在所述衬底基板上的垂直投影之内。
例如，在沉积所述第一发光层图案之后且在沉积第二发光层图案之前，所述制造方法还包括：对所述第一掩模板执行平移和翻转中的至少之一。
所述的OLED阵列基板的制造方法，还包括：采用第二掩模板的中的一个第二开口沉积第三发光层图案作为发同一颜色光且在所述第一方向和所述第二方向至少之一上彼此相邻的所述至少两个第三子像素的发光层，其中，在所述第一方向和所述第二方向至少之一上彼此相邻的至少两个所述第三子像素的发光区域在所述衬底基板的上的垂直投影位于所述第三发光层图案在所述衬底基板上的垂直投影之内。
本公开实施例提供的阵列基板具有较高的分辨率和开口率。本公开实施例提供的阵列基板的制造方法具有简化的工艺流程和较低的成本；本公开实施例提供的显示装置的具有优化的亮度和寿命。
附图说明
为了更清楚地说明本公开实施例的技术方案，下面将对实施例的附图作简单地介绍，显而易见地，下面描述中的附图仅仅涉及本公开的一些实施例，而非对本公开的限制。
图1为本公开的实施例提供的OLED阵列基板的结构的俯视平面图；
图2为本公开的实施例提供的掩膜板的开口为第一图形区域的掩膜板的结构的俯视平面图；
图3为本公开的实施例提供的掩膜板的开口为第二图形区域的掩膜板的结构的俯视平面图；
图4为本公开的实施例提供的OLED阵列基板的结构的俯视平面图；
图5为本公开的实施例提供的OLED阵列基板的结构的俯视平面图；
图6为本公开的实施例提供的OLED阵列基板的结构的俯视平面图；
图7为本公开的实施例提供的OLED显示装置的方框图；
图8为本公开的实施例提供的OLED阵列基板的制造方法的流程图；
具体实施方式
为使本公开实施例的目的、技术方案和优点更加清楚，下面将结合本公开实施例的附图，对本公开实施例的技术方案进行清楚、完整地描述。显然，所描述的实施例是本公开的一部分实施例，而不是全部的实施例。基于所描述的本公开的实施例，本领域普通技术人员在无需创造性劳动的前提下所获得的所有其他实施例，都属于本公开保护的范围。
本公开实施例提供的OLED阵列基板，能够在现有工艺条件且不增加FMM的制作难度的情况下有效提升OLED显示器件的分辨率和开口率，减轻显示器件的混色不良的发生率。
本公开实施例提供一种OLED阵列基板100，如图1所示，包括衬底基板10和其上的多个像素单元1。多个像素单元1排布呈阵列。多个像素单元 1排布为在X方向(即，第一方向)上延伸的多个行和在Y方向(即，第二方向)上延伸的多个列。每个像素单元1包括多个不同颜色的子像素。同一种颜色的至少两个所述子像素在所述第一方向和所述第二方向至少之一上彼此相邻。这里，两个子像素在某个方向上相邻是指在通过所述两个子像素的所述某方向上不存在任何其他的子像素。在像素单元1阵列中，相邻的相同颜色子像素的发光层图案能通过掩膜图形的同一个开口形成。这里，相同颜色子像素是指发相同颜色的光的子像素。也就是，同一颜色且在所述第一方向和所述第二方向至少之一上彼此相邻的所述至少两个子像素的发光层是通过掩模板的同一个开通一体形成的。
在本公开的所有实施例中，各个子像素均以其有效发光区域示出。
该OLED阵列基板中的子像素采用有机发光材料并通过真空蒸镀的方式形成。在蒸镀过程中通过掩膜板上开设的掩膜板的开口相应形成子像素的图形。通过使相邻的相同颜色子像素的发光层图案能通过一个掩膜板的开口形成，能使掩膜板上掩膜板的开口的尺寸增大，并使相邻子像素之间的间隙减小，从而能在不增加掩膜板的制作难度的条件下，提高OLED显示产品的分辨率和开口率，也即能在保证OLED显示产品相同分辨率和开口率的条件下降低掩膜板的制作工艺难度，进而降低了子像素的蒸镀工艺难度，提高了OLED显示产品良率；还提升了OLED显示产品的亮度和寿命，同时降低了OLED显示产品的制备成本。
本实施例中，像素单元1包括一个第一子像素10、一个第二子像素11和两个第三子像素12。第一子像素10和第二子像素11对角设置，两个第三子像素12对角设置，且第一子像素10和第二子像素11之间的连线与两个第三子像素12之间的连线相互交叉。如此设置，便于后续相邻像素单元1中相邻的相同颜色子像素的发光层图案占据尺寸较大的图形区域，从而便于能够通过一个掩膜板的开口即可一次性形成多个颜色相同的子像素的发光层，不仅节约OLED阵列基板的制备成本，而且不增加掩膜板的制作难度，且降低了子像素的蒸镀工艺难度，并提高了OLED显示产品的分辨率和开口率，从而提升了OLED显示产品的亮度和寿命。
例如，本实施例中，第一子像素10与第二子像素11的大小形状相同，两个第三子像素12的大小形状相同。如此设置，便于相邻的相同颜色子像素 的发光层图案具有比较规则的图形区域，从而不仅降低了掩膜板的制作难度，而且能使OLED显示产品的显示亮度均匀，提升OLED显示产品的显示效果。
需要说明的是，第一子像素10与第二子像素11的大小和形状也可以不同，两个第三子像素12的大小和形状也可以不同，即第一子像素10、第二子像素11和第三子像素12的大小和形状设置不局限于本实施例中的上述方式，可以随意设置，只要能够确保相邻像素单元1中相邻的相同颜色子像素能够的发光层图案占据尺寸较大的图形区域即可。
例如，本实施例中，沿像素单元1排布的行方向(即，第一方向)，任意相邻的两个像素单元1中的两个第一子像素10沿行方向相邻或两个第二子像素11沿行方向相邻，相邻的两个第一子像素10的有效发光区域均排布在第一图形区域2内(如图2所示)。例如，参见图1和2，通过掩膜板6的同一第一开口P1形成填满第一图形区域2的第一发光层图案L1。例如，第一图形区域2与第一开口P1的形状大致相同，大小大致相等。第一图形区域2的平面尺寸例如大致为两个相邻第一子像素10的平面尺寸以及其二者之间间隙的平面尺寸之和。第一图形区域2的平面尺寸明显大于单个第一子像素10的平面尺寸，从而使掩膜板6上用于对应形成第一子像素10或第二子像素11的掩膜板的开口的平面尺寸相比于现有技术中的掩膜板的开口的平面尺寸增大，进而降低了掩膜板6的制作难度，同时降低了蒸镀工艺难度，提升了OLED显示产品的寿命；同时，相比于现有技术中的掩膜板的开口，相邻两第一子像素10或第二子像素11之间的间隙宽度减小，从而提高了OLED显示产品的分辨率和开口率，进而提升了OLED显示产品的亮度。
沿像素单元1排布的行方向和列方向(即，第二方向)均两两相邻的四个像素单元1中，行相邻的两个像素单元1中的两个第三子像素12沿行方向相邻，列相邻的两个像素单元1中的两个第三子像素12沿列方向相邻，且既行相邻又列相邻的四个第三子像素12彼此相邻且其有效发光区域排布在第二图形区域3内。例如，参见图1和3，通过另一掩膜板6’的同一第二开口P2形成填满第二图形区域3的第二发光层图案L2。例如，第二图形区域3与第二开口P2的形状大致相同，大小大致相等。第二图形区域3的平面尺寸为四个相邻第三子像素12的平面尺寸以及其四者之间间隙的平面尺寸之和，即第二图形区域3的平面尺寸明显大于单个第三子像素12的平面尺寸， 从而使掩膜板6’上用于对应形成第三子像素12的掩膜板的开口的平面尺寸相比于现有技术中的掩膜板的开口的平面尺寸增大，进而降低了掩膜板6’的制作难度，同时降低了蒸镀工艺难度，提升了OLED显示产品的寿命；同时，相比于现有技术中的掩膜板的开口，相邻四个第三子像素12之间的间隙宽度减小，从而提高了OLED显示产品的分辨率和开口率，进而提升了OLED显示产品的亮度；另外，还降低了掩膜板6’成本。
需要说明的是，在蒸镀时，由用于形成相邻的两个第一子像素10的第一发光层图案的第一开口P1只要旋转180°，即可转换为用于形成相邻的两个第二子像素11的第二发光层图案的开口。也即通过采用一张开设有多个第一开口L1的掩膜板6，即可实现对第一子像素10和第二子像素11的蒸镀，从而节约了掩膜板6成本。
另外需要说明的是，第一掩模板中无需预留用于形成两相邻第一子像素10或两相邻第二子像素11之间的间隙结构的掩模图案；第二掩模板6’中也无需预留用于形成四个相邻第三子像素12之间的间隙结构的掩模图案。从而相对于现有技术中的掩膜板的开口，本实施例中用于形成各个子像素的掩膜板的开口的平面尺寸进一步增加，进而降低了掩膜板6的制作难度，最终降低了蒸镀工艺难度。相邻两第一子像素10或相邻的第二子像素11之间的间隙区域例如形成有像素限定结构而在显示驱动时不会加电，从而实现了相邻两第一子像素10或第二子像素11之间的绝缘；同理，相邻四个第三子像素12之间的间隙区域例如形成有像素限定结构而在显示驱动时不会加电，从而实现了相邻四个第三子像素12之间的绝缘。
例如，本实施例中，第一子像素10和第二子像素11的形状为五边形；第三子像素12的形状为矩形。
需要说明的是，第一子像素10和第二子像素11的形状也可以为三角形、五边形、梯形、半圆形或六边形等其他形状；第三子像素12的形状也可以为矩形、圆形、扇形、三角形、梯形或六边形等其他形状。
本实施例中，第一子像素10为红色子像素，第二子像素11为绿色子像素，第三子像素12为蓝色子像素。三种颜色的子像素可以按照实际需求确定其面积的大小比例，只要能达到其预计的显示效果即可，对三种颜色子像素的面积大小比例不做限定。
本实施例中像素单元1中三色子像素的设置，不仅能使该像素单元1按照实际的三色子像素的排布方式进行像素单元1的实际颜色显示，而且还可以通过算法渲染的方式实现像素单元1的颜色显示。一个像素单元1中可以通过互相借用子像素实现两个像素单元1的显示功能，从而优化显示效果；例如，一个像素单元1中，一个第一子像素10和一个第三子像素12，再借用一个第二子像素11可以实现一个像素单元1的显示功能；同时，一个第二子像素11和一个第三子像素12，再借用一个第一子像素10可以实现另一个像素单元1的显示功能。
本公开实施例提供一种OLED阵列基板，与上述实施例不同的是，如图4所示，沿像素单元1排布的行方向和列方向均两两相邻的四个像素单元1中，行相邻的两个像素单元1中的两个第一子像素10沿行方向相邻，列相邻的两个像素单元1中的两个第一子像素10沿列方向相邻，且既行相邻又列相邻的四个第一子像素10彼此相邻且其有效发光区域排布在第三图形区域4内。例如，参见图4，通过又一掩膜板的同一第三开口(未示出)形成填满第三图形区域4的第三发光层图案L3。例如，第一图形区域4与第三开口的形状大致相同，大小大致相等。
沿像素单元1排布的行方向和列方向均两两相邻的四个像素单元1中，行相邻的两个像素单元1中的两个第二子像素11沿行方向相邻，列相邻的两个像素单元1中的两个第二子像素11沿列方向相邻，且既行相邻又列相邻的四个第二子像素11彼此相邻且其有效发光区域排布在第三图形区域4内。沿像素单元1排布的行方向和列方向均两两相邻的四个像素单元1中，行相邻的两个像素单元1中的两个第三子像素12沿行方向相邻，列相邻的两个像素单元1中的两个第三子像素12沿列方向相邻，且既行相邻又列相邻的四个第三子像素12彼此相邻且其有效发光区域排布在第二图形区域3内(如图3所示)。
第三图形区域4的平面尺寸为四个相邻第一子像素10或四个相邻第二子像素11的平面尺寸以及其四者之间间隙的平面尺寸之和，即第三图形区域4的平面尺寸明显大于第一子像素10或第二子像素11的平面尺寸，从而使掩膜板上用于对应形成第一子像素10或第二子像素11的掩膜板的开口的平面尺寸相比于现有技术中的掩膜板的开口的平面尺寸增大，进而降低了掩膜板 的制作难度，同时降低了蒸镀工艺难度，提升了OLED显示产品的寿命；同时，相比于现有技术中的掩膜板的开口，相邻四个第一子像素10或第二子像素11之间的间隙宽度减小，从而提高了OLED显示产品的分辨率和开口率，进而提升了OLED显示产品的亮度。同理，第二图形区域3的平面尺寸为四个相邻第三子像素12的平面尺寸以及其四者之间间隙的平面尺寸之和，即第二图形区域3的平面尺寸明显大于第三子像素12的平面尺寸，从而使掩膜板上用于对应形成第三子像素12的掩膜板的开口的平面尺寸相比于现有技术中的掩膜板的开口的平面尺寸增大，进而降低了掩膜板的制作难度，同时降低了蒸镀工艺难度，提升了OLED显示产品的寿命；同时，相比于现有技术中的掩膜板的开口，相邻四个第三子像素12之间的间隙宽度减小，从而提高了OLED显示产品的分辨率和开口率，进而提升了OLED显示产品的亮度；另外，还降低了掩膜板成本。
本实施例中OLED阵列基板的其他结构设置与上述实施例中相同，此处不再赘述。
本公开实施例中提供一种OLED阵列基板，与上述实施例不同的是，如图5所示，沿像素单元1排布的行方向和列方向均两两相邻的四个像素单元1中，行相邻的两个像素单元1中的两个第三子像素12沿行方向相邻，列相邻的两个像素单元1中的两个第三子像素12沿列方向相邻，且既行相邻又列相邻的四个第三子像素12彼此相邻且其有效发光区域排布在第二图形区域3内(如图3所示)。沿像素单元1排布的行方向和列方向，任意相邻的两个像素单元1中的第一子像素10和第二子像素11沿行方向和列方向分别相邻。
第二图形区域3的平面尺寸为四个相邻第三子像素12的平面尺寸以及其四者之间间隙的平面尺寸之和，即第二图形区域3的平面尺寸明显大于第三子像素12的平面尺寸，从而使掩膜板上用于对应形成第三子像素12的掩膜板的开口的平面尺寸相比于现有技术中的掩膜板的开口的平面尺寸增大，进而降低了掩膜板的制作难度，同时降低了蒸镀工艺难度，提升了OLED显示产品的寿命；同时，相比于现有技术中的掩膜板的开口，相邻四个第三子像素12之间的间隙宽度减小，从而提高了OLED显示产品的分辨率和开口率，进而提升了OLED显示产品的亮度；另外，还降低了掩膜板成本。
另外，第一子像素10和第二子像素11在蒸镀时可以通过对应各自实际 发光层图案的掩膜板分别蒸镀形成。由于第一子像素10和第二子像素11的形状及大小均相同，所以在蒸镀时，只要采用一张设置有第一子像素10图形的掩膜板即可分别形成第一子像素10和第二子像素11的发光层图案，只要在形成第二子像素11的发光层图形时，将形成第一子像素10的发光层图案的掩膜板旋转180°即可形成第二子像素11的发光层图案，从而节约了掩膜板成本。
本实施例中OLED阵列基板的其他结构设置与上述实施例中相同，此处不再赘述。
本实施例中提供一种OLED阵列基板，与上述实施例不同的是，如图6所示，沿像素单元1排布的行方向或列方向，任意行方向相邻的两个像素单元1中的两个第三子像素12沿行方向相邻，且相邻的两个第三子像素12的有效发光区域排布在第四图形区域5内。通过又一掩膜板的同一第四开口(未示出)形成填满第四图形区域5的第四发光层图案L4。沿像素单元1排布的行方向，任意相邻的两个像素单元1中的第一子像素10和第二子像素11沿行方向相邻。沿像素单元1排布的列方向，任意相邻的两个像素单元1中的第一子像素10和第二子像素11对角相邻。
其中，第四图形区域5的平面尺寸为两个相邻第三子像素12的平面尺寸以及其二者之间间隙的平面尺寸之和，即第三图形区域5的平面尺寸明显大于第三子像素12的平面尺寸，从而使掩膜板上用于对应形成第三子像素12的掩膜板的开口的平面尺寸相比于现有技术中的掩膜板的开口的平面尺寸增大，进而降低了掩膜板的制作难度，同时降低了蒸镀工艺难度，提升了OLED显示产品的寿命；同时，相比于现有技术中的掩膜板的开口，相邻两第三子像素12之间的间隙宽度减小，从而提高了OLED显示产品的分辨率和开口率，进而提升了OLED显示产品的亮度。
另外，第一子像素10和第二子像素11在蒸镀时可以通过对应各自实际发光层图案的掩膜板分别蒸镀形成。由于第一子像素10和第二子像素11的有效发光区域的形状及大小均相同，所以在蒸镀时，采用一张设置有用于形成第一子像素10的发光层图案的掩膜板即可分别形成第一子像素10和第二子像素11的发光层图案。在形成第二子像素11的图形时，将形成第一子像素10的发光层图案的掩膜板旋转180°即可形成第二子像素11的发光层图 案，从而节约了掩膜板成本。
本实施例中OLED阵列基板的其他结构设置与上述实施例中任意一个相同，此处不再赘述。
本发明上述实施例所提供的OLED阵列基板，通过使相邻的相同颜色子像素的发光层图案能通过一个掩膜板的开口形成，能使掩膜板上掩膜板的开口的尺寸增大，并使相邻子像素之间的间隙减小，从而能在不增加掩膜板的制作难度的条件下，提高OLED显示产品的分辨率和开口率，也即能在保证OLED显示产品相同分辨率和开口率的条件下降低掩膜板的制作工艺难度，进而降低子像素的蒸镀工艺难度，提高OLED显示产品良率；还提升了OLED显示产品的亮度和寿命，同时降低了OLED显示产品的制备成本。
在本公开的上述实施例中，第一至第五发光层图形的每一个为连续的发光层图形。
本实施例提供一种显示装置，如图7所示，包括上述任一实施例提供的OLED阵列基板100和与该LED阵列基板相对设置的封装基板200。
通过采用上述任一个实施例提供的OLED阵列基板，降低了该显示装置的制作难度，提高了该显示装置的分辨率和开口率，从而提升了该显示装置的亮度和寿命，并降低了该显示装置的制备成本。
本公开的实施例所提供的显示装置可以为，OLED面板、OLED电视、显示器、手机、导航仪等任何具有有机电致发光显示功能的产品或部件。
本公开的又一实施例提供一种OLED阵列基板的制造方法，如图8所示，包括：
采用第一掩模板的中的一个第一开口沉积第一发光层图案作为发第一颜色光且在所述第一方向和所述第二方向至少之一上彼此相邻的至少两个所述第一子像素的发光层；
对所述第一掩模板执行平移和翻转中的至少之一；
采用第一掩模板的中的一个第一开口沉积第一发光层图案作为发第二颜色光且在所述第一方向和所述第二方向至少之一上彼此相邻的至少两个所述第二子像素的发光层；以及
采用第二掩模板的中的一个第二开口沉积第三发光层图案作为发第三颜色光且在所述第一方向和所述第二方向至少之一上彼此相邻的至少两个所述 第三子像素的发光层。
可以理解的是，以上实施方式仅仅是为了说明本公开的实施例的原理而采用的示例性实施方式，然而本公开的实施例并不局限于此。对于本领域内的普通技术人员而言，在不脱离本公开的实施例的精神和实质的情况下，可以做出各种变型和改进，这些变型和改进也视为本公开的实施例的保护范围。本公开的保护范围由所附的权利要求确定。

Claims (16)

  1. 一种OLED阵列基板，包括衬底基板和其上的多个像素单元，其中，所述多个像素单元排列成在第一方向上延伸的多个行以及在第二方向上延伸的多个列，其中，每个所述像素单元包括发不同颜色光的多个子像素，发同一种颜色光的至少两个所述子像素在所述第一方向和所述第二方向至少之一上彼此相邻。
  2. 根据权利要求1所述的OLED阵列基板，其中，发同一颜色光且在所述第一方向和所述第二方向至少之一上彼此相邻的所述至少两个子像素的发光层为一体形成的。
  3. 根据权利要求1或2所述的OLED阵列基板，其中，每一所述像素单元的所述子像素包括一个第一子像素、一个第二子像素和两个第三子像素，其中，第一子像素、第二子像素和第三子像素的发出的光的颜色不同；
    所述第一子像素和所述第二子像素对角设置，两个所述第三子像素对角设置，且所述第一子像素和所述第二子像素之间的连线与两个所述第三子像素之间的连线相互交叉。
  4. 根据权利要求3所述的OLED阵列基板，其中，所述第一子像素与所述第二子像素的发光区域的大小形状相同，两个所述第三子像素的发光区域的大小形状相同。
  5. 根据权利要求3或4所述的OLED阵列基板，包括：
    连续的第一发光层图案，其中，在所述第一方向和所述第二方向至少之一上彼此相邻的至少两个所述第一子像素的发光区域在所述衬底基板的上的垂直投影位于所述第一发光层图案在所述衬底基板上的垂直投影之内；
    连续的第二发光层图案，其中，在所述第一方向和所述第二方向至少之一上彼此相邻的至少两个所述第二子像素的发光区域在所述衬底基板的上的垂直投影位于所述第二发光层图案在所述衬底基板上的垂直投影之内；以及
    连续的第三发光层图案，其中，在所述第一方向和所述第二方向上彼此 相邻的四个所述第三子像素的发光区域在所述衬底基板的上的垂直投影位于所述第三发光层图案在所述衬底基板上的垂直投影之内。
  6. 根据权利要求5所述的OLED阵列基板，其中，所述第一发光层图案、所述第二发光层图案和所述第三发光层图案均具有凸多边形的平面形状。
  7. 根据权利要求3或4所述的OLED阵列基板，包括：
    连续的发光层图案，其中，在所述第一方向和所述第二方向至少之一上彼此相邻的至少两个所述第三子像素的发光区域在所述衬底基板的上的垂直投影位于所述发光层图案在所述衬底基板上的垂直投影之内。
  8. 根据权利要求7所述的OLED阵列基板，其中，所述发光层图案具有凸多边形的平面形状。
  9. 根据权利要求3至8中任一项所述的OLED阵列基板，其中，所述第一子像素和所述第二子像素的发光区域的形状包括三角形、五边形、梯形、半圆形或六边形；所述第三子像素的形状包括矩形、圆形、扇形、三角形、梯形或六边形。
  10. 根据权利要求3至9中任一项所述的OLED阵列基板，其中，所述第一子像素为红色子像素，所述第二子像素为绿色子像素，所述第三子像素为蓝色子像素。
  11. 一种显示装置，其中，包括权利要求1至10中任一项所述的OLED阵列基板。
  12. 一种权利要求1所述的OLED阵列基板的制造方法，包括：
    采用第一掩模板的中的一个第一开口沉积第一发光层图案作为发第一颜色光且在所述第一方向和所述第二方向至少之一上彼此相邻的至少两个所述第一子像素的发光层。
  13. 根据权利要求12所述的OLED阵列基板的制造方法，其中，每一所述像素单元的所述子像素包括一个第一子像素、一个第二子像素和两个第三子像素，第一子像素、第二子像素和第三子像素的发出的光的颜色不同；所述第一子像素和所述第二子像素对角设置，两个所述第三子像素对角设置，且所述第一子像素和所述第二子像素之间的连线与两个所述第三子像素之间的连线相互交叉，
    其中，在所述第一方向和所述第二方向至少之一上彼此相邻的至少两个所述第一子像素的发光区域在所述衬底基板的上的垂直投影位于所述第一发光层图案在所述衬底基板上的垂直投影之内。
  14. 根据权利要求13所述的OLED阵列基板的制造方法，其中，在沉积所述第一发光层图案之后，所述制造方法还包括：
    采用所述第一掩模板中的所述一个第一开口沉积第二发光层图案作为发第二颜色光且在所述第一方向和所述第二方向至少之一上彼此相邻的至少两个所述第二子像素的发光层，其中，在所述第一方向和所述第二方向至少之一上彼此相邻的至少两个所述第二子像素的发光区域在所述衬底基板的上的垂直投影位于所述第二发光层图案在所述衬底基板上的垂直投影之内。
  15. 根据权利要求14所述的OLED阵列基板的制造方法，其中，在沉积所述第一发光层图案之后且在沉积第二发光层图案之前，所述制造方法还包括：对所述第一掩模板执行平移和翻转中的至少之一。
  16. 根据权利要求13至15中任一项所述的OLED阵列基板的制造方法，还包括：采用第二掩模板的中的一个第二开口沉积第三发光层图案作为发同一颜色光且在所述第一方向和所述第二方向至少之一上彼此相邻的所述至少两个第三子像素的发光层，其中，在所述第一方向和所述第二方向至少之一上彼此相邻的至少两个所述第三子像素的发光区域在所述衬底基板的上的垂直投影位于所述第三发光层图案在所述衬底基板上的垂直投影之内。
PCT/CN2018/077118 2017-03-07 2018-02-24 Oled阵列基板及其制造方法和显示装置 Ceased WO2018161809A1 (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US16/094,285 US10790339B2 (en) 2017-03-07 2018-02-24 OLED array substrate and manufacturing method thereof, and display device

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201720216513.5 2017-03-07
CN201720216513.5U CN206564254U (zh) 2017-03-07 2017-03-07 一种oled阵列基板和显示装置

Publications (1)

Publication Number Publication Date
WO2018161809A1 true WO2018161809A1 (zh) 2018-09-13

Family

ID=60031796

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2018/077118 Ceased WO2018161809A1 (zh) 2017-03-07 2018-02-24 Oled阵列基板及其制造方法和显示装置

Country Status (3)

Country Link
US (1) US10790339B2 (zh)
CN (1) CN206564254U (zh)
WO (1) WO2018161809A1 (zh)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109003999A (zh) * 2018-06-29 2018-12-14 昆山国显光电有限公司 一种像素排布结构、显示面板及显示装置
CN114420739A (zh) * 2022-01-25 2022-04-29 合肥京东方光电科技有限公司 像素结构、显示面板及显示装置

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN206564254U (zh) 2017-03-07 2017-10-17 京东方科技集团股份有限公司 一种oled阵列基板和显示装置
CN110473894A (zh) * 2018-05-09 2019-11-19 上海和辉光电有限公司 一种amoled像素排列结构、显示面板和掩膜板组
CN109904194A (zh) * 2019-01-09 2019-06-18 昆山国显光电有限公司 像素排布结构、显示面板及显示装置
CN110021654B (zh) * 2019-04-24 2021-11-09 京东方科技集团股份有限公司 一种显示基板及其制作方法、显示装置
KR20210013493A (ko) * 2019-07-26 2021-02-04 삼성디스플레이 주식회사 표시 장치
CN110518036B (zh) * 2019-08-23 2022-11-08 京东方科技集团股份有限公司 显示基板及显示装置
CN110943109A (zh) * 2019-11-22 2020-03-31 武汉华星光电半导体显示技术有限公司 显示面板及显示面板的制备方法
CN111063712A (zh) * 2019-12-12 2020-04-24 武汉华星光电半导体显示技术有限公司 像素结构及显示装置
CN111028698B (zh) * 2019-12-19 2021-11-30 武汉天马微电子有限公司 一种阵列基板及显示装置
US11588135B2 (en) 2020-07-07 2023-02-21 Avalon Holographies Inc. Microcavity pixel array design and method
CN111863889B (zh) 2020-07-07 2022-07-12 武汉华星光电半导体显示技术有限公司 像素排列结构、显示面板以及显示装置
KR102297348B1 (ko) * 2020-12-21 2021-09-03 (주)유니젯 표시장치
WO2022133881A1 (zh) * 2020-12-24 2022-06-30 华为技术有限公司 一种像素结构和显示面板
CN112992997B (zh) * 2021-02-09 2024-04-19 京东方科技集团股份有限公司 一种像素结构、显示基板、显示装置及显示方法
CN113299728A (zh) * 2021-06-29 2021-08-24 京东方科技集团股份有限公司 显示基板、显示装置及高精度金属掩模板组
KR20230025229A (ko) * 2021-08-13 2023-02-21 삼성전자주식회사 디스플레이를 포함하는 전자 장치
KR20230127431A (ko) 2022-02-24 2023-09-01 삼성디스플레이 주식회사 디스플레이 장치
KR20230128212A (ko) 2022-02-25 2023-09-04 삼성디스플레이 주식회사 디스플레이 장치
CN115101564A (zh) 2022-06-27 2022-09-23 武汉天马微电子有限公司 显示面板及显示装置

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104037199A (zh) * 2013-12-31 2014-09-10 昆山国显光电有限公司 一种像素结构及采用该像素结构的有机发光显示器
CN104778919A (zh) * 2015-04-16 2015-07-15 上海善星实业有限公司 一种oled面板及驱动方法和蒸镀用的fmm
CN204991713U (zh) * 2015-09-10 2016-01-20 信利（惠州）智能显示有限公司 Oled像素结构及显示装置
CN206564254U (zh) * 2017-03-07 2017-10-17 京东方科技集团股份有限公司 一种oled阵列基板和显示装置

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104037199A (zh) * 2013-12-31 2014-09-10 昆山国显光电有限公司 一种像素结构及采用该像素结构的有机发光显示器
CN104778919A (zh) * 2015-04-16 2015-07-15 上海善星实业有限公司 一种oled面板及驱动方法和蒸镀用的fmm
CN204991713U (zh) * 2015-09-10 2016-01-20 信利（惠州）智能显示有限公司 Oled像素结构及显示装置
CN206564254U (zh) * 2017-03-07 2017-10-17 京东方科技集团股份有限公司 一种oled阵列基板和显示装置

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109003999A (zh) * 2018-06-29 2018-12-14 昆山国显光电有限公司 一种像素排布结构、显示面板及显示装置
CN109003999B (zh) * 2018-06-29 2020-12-11 昆山国显光电有限公司 一种像素排布结构、显示面板及显示装置
CN114420739A (zh) * 2022-01-25 2022-04-29 合肥京东方光电科技有限公司 像素结构、显示面板及显示装置

Also Published As

Publication number Publication date
CN206564254U (zh) 2017-10-17
US10790339B2 (en) 2020-09-29
US20190131358A1 (en) 2019-05-02

Similar Documents

Publication Publication Date Title
WO2018161809A1 (zh) Oled阵列基板及其制造方法和显示装置
US10686018B2 (en) Display device and manufacturing method thereof
US10692940B2 (en) Pixel structure and display panel having the same
CN208077981U (zh) 像素排布结构、显示面板、高精度金属掩模板及显示装置
CN207966995U (zh) 一种像素排布结构及相关装置
CN207966994U (zh) 一种像素排布结构及相关装置
WO2019153950A1 (zh) 像素排列结构、显示基板、显示装置和掩模板组
WO2020020337A1 (zh) 子像素排列结构、掩膜装置、显示面板及装置
KR102791395B1 (ko) 화소 배열 구조 및 표시 패널
WO2019019604A1 (zh) 显示基板、显示装置及其显示方法、掩模板
CN110137206A (zh) 一种像素排布结构及相关装置
CN107086239A (zh) 像素结构及其制备方法和显示装置
CN110137210A (zh) 一种像素排布结构及相关装置
CN108321178B (zh) 像素结构、掩膜板及显示装置
WO2016050012A1 (zh) 阵列基板、掩膜板和显示装置
CN108321179A (zh) 像素结构、掩膜板及显示装置
WO2022134815A1 (zh) 像素排布结构、精密金属掩膜版组和显示装置
CN104659064B (zh) 有机发光二极管显示器像素排列结构及显示装置
WO2019153939A1 (zh) 像素排列结构、显示基板、显示装置和掩摸板
WO2022213581A1 (zh) 显示面板、显示装置和掩模板
CN107680990B (zh) 像素排列结构、像素结构、制作方法及显示方法
WO2020215401A1 (zh) 一种发光器件及其制作方法、和显示面板
WO2016127560A1 (zh) 一种有机发光二极管阵列基板及其制作方法、显示装置
WO2019148678A1 (zh) 有机发光二极管像素排列结构及显示面板
KR20150106622A (ko) 유기 발광 표시 장치

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 18764781

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 18764781

Country of ref document: EP

Kind code of ref document: A1

32PN Ep: public notification in the ep bulletin as address of the adressee cannot be established

Free format text: NOTING OF LOSS OF RIGHTS PURSUANT TO RULE 112(1) EPC (EPO FORM 1205A DATED 17.03.2020)

122 Ep: pct application non-entry in european phase

Ref document number: 18764781

Country of ref document: EP

Kind code of ref document: A1