WO2018061094A1 - Dispositif d'affichage - Google Patents

Dispositif d'affichage Download PDF

Info

Publication number
WO2018061094A1
WO2018061094A1 PCT/JP2016/078503 JP2016078503W WO2018061094A1 WO 2018061094 A1 WO2018061094 A1 WO 2018061094A1 JP 2016078503 W JP2016078503 W JP 2016078503W WO 2018061094 A1 WO2018061094 A1 WO 2018061094A1
Authority
WO
WIPO (PCT)
Prior art keywords
gate line
signal
switching element
thin film
line
Prior art date
Application number
PCT/JP2016/078503
Other languages
English (en)
Japanese (ja)
Inventor
松田　成裕
琢也 大石
Original Assignee
堺ディスプレイプロダクト株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 堺ディスプレイプロダクト株式会社 filed Critical 堺ディスプレイプロダクト株式会社
Priority to PCT/JP2016/078503 priority Critical patent/WO2018061094A1/fr
Publication of WO2018061094A1 publication Critical patent/WO2018061094A1/fr

Links

Images

Classifications

    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333—Constructional arrangements; Manufacturing methods
    • G02F1/1345—Conductors connecting electrodes to cell terminals
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362—Active matrix addressed cells
    • G02F1/1368—Active matrix addressed cells in which the switching element is a three-electrode device
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals

Definitions

  • This technology relates to a display device that displays video.
  • the liquid crystal display device includes a liquid crystal panel and a backlight disposed on the back side of the liquid crystal panel.
  • the liquid crystal panel includes two substrates on which pixel electrodes and common electrodes are formed, and a liquid crystal layer sealed between the two substrates. A voltage is applied to the pixel electrode and the common electrode to change the orientation of liquid crystal molecules in the liquid crystal layer, thereby controlling the polarization of incident light.
  • liquid crystal panels have narrow viewing angle characteristics.
  • Patent Document 1 In order to realize the viewing angle improvement based on Patent Document 1, it is necessary to additionally route a control wiring for controlling the potential of the subpixel.
  • the display area of the liquid crystal panel In Patent Document 1, the display area of the liquid crystal panel is used. The detailed structure in the non-display area located around is not specified.
  • the present embodiment has been made in view of such circumstances, and an object thereof is to provide a display device capable of smoothly driving the display panel by the configuration of the non-display area of the display panel.
  • a display device includes a display panel having a display area and a non-display area positioned around the display area, and a plurality of subpixel switching elements corresponding to a plurality of subpixels constituting pixels of the display panel
  • a control switching element that is connected to one of the sub-pixel switching elements and controls a potential difference between the sub-pixels, a gate terminal portion located in the non-display area, the gate terminal portion, and a plurality of sub-pixels
  • the auxiliary gate line is not connected to the gate terminal portion, and in the non-display area, in the first direction.
  • a first signal line and a second signal line extending along a second direction, and the non-display area, and the auxiliary gate line and the first signal line are arranged based on a signal from the first signal line.
  • a first switching element that controls connection of the gate line, and a connection between the auxiliary gate line and the second gate line, which is arranged in the non-display region and based on a signal from the second signal line And a second switching element for controlling.
  • the auxiliary gate line is not connected to the gate terminal portion in the non-display area, so that an increase in the number of wirings connected to the gate terminal portion can be suppressed. Further, based on the signals from the first signal line and the second signal line, the driving of the first switching element and the second switching element is controlled, and the gate line is scanned in the forward direction and the reverse direction, thereby smoothing the display panel. It can be driven.
  • FIG. 3 is a front view schematically showing a display panel of the display device according to Embodiment 1.
  • FIG. It is an equivalent circuit diagram of the display panel in the vicinity of the boundary between the display area and the non-display area. It is a table
  • FIG. 6 is a timing diagram schematically showing respective voltages of each gate line, first signal line to third signal line, auxiliary gate line, and drain electrode of each thin film transistor in the first driving method.
  • FIG. 10 is a timing diagram schematically showing voltages of a gate line, a first signal line to a third signal line, an auxiliary gate line, and a drain electrode of each thin film transistor in the second driving method.
  • FIG. 10 is a timing diagram schematically showing voltages of a gate line, first signal line to third signal line, auxiliary gate line, and drain electrode of each thin film transistor in a third driving method when the gate line is scanned in the forward direction.
  • FIG. 10 is a timing diagram schematically showing the voltages of the gate line, the first signal line to the third signal line, the auxiliary gate line, and the drain electrode of each thin film transistor in the third driving method when the gate line is scanned in the reverse direction.
  • 10 is an equivalent circuit diagram of a display panel in the vicinity of a boundary between a display area and a non-display area according to Embodiment 2.
  • FIG. It is an example of the equivalent circuit schematic of the display panel which concerns on a 1st reference display apparatus. It is an example of the equivalent circuit schematic of the display panel which concerns on a 2nd reference display apparatus.
  • FIG. 1 is a front view schematically showing a display panel.
  • the display device includes a horizontally long display panel 1 in which a liquid crystal layer is sealed between two substrates.
  • the central portion of the display panel 1 is a display area 1a for displaying a horizontally long rectangular image.
  • the periphery of the display area 1 a is a horizontally long rectangular frame, and is a non-display area 1 b where no video is displayed.
  • the horizontal direction of the display panel 1 corresponds to the first direction, and the vertical direction corresponds to the second direction.
  • a plurality of gate terminal portions 33, 3,..., 3 are juxtaposed in the vertical direction on each short side (right side or left side in FIG. 1) of the display panel 1.
  • the gate terminal portion 3 is provided in the non-display area 1b.
  • a film such as COF (Chip On Film) is provided outside the non-display area 1b, and the film and the gate terminal 3 are connected to input a driving signal from the outside to the panel.
  • Gate lines extend in the lateral direction from the gate terminal portions 3 and 3 respectively.
  • a plurality of data signal lines 4 extending in the vertical direction are arranged in parallel in the horizontal direction.
  • the data signal lines 4 and the gate lines are orthogonal to each other and arranged on the display panel 1 in a matrix.
  • a thin film transistor and a pixel electrode connected to the thin film transistor are provided near the intersection of the data signal line 4 and the gate line.
  • the thin film transistor is ON / OFF controlled by the gate line, a signal potential is applied from the data signal line 4 to each pixel electrode, the alignment state of the liquid crystal changes, and information is displayed.
  • FIG. 2 is an equivalent circuit diagram of the display panel 1 near the boundary between the display area 1a and the non-display area 1b.
  • A indicates the boundary between the display area 1a and the non-display area 1b
  • the right side of the boundary A is the display area 1a
  • the left side of the boundary A is the non-display area 1b.
  • a plurality of gate lines G n (n is an integer) are juxtaposed in the vertical direction and are connected to the gate terminal portion 3, respectively.
  • a plurality of auxiliary gate lines SG n (n is an integer) corresponding to each gate line G n and extending in the longitudinal direction are provided on the display panel 1.
  • the auxiliary gate line SG n is located between the adjacent gate line G n (third gate line) and the gate line G n + 1 (first gate line).
  • the auxiliary gate line SG n is provided over the display area 1 a and the non-display area 1 b, but is not directly connected to the gate terminal portion 3.
  • the gate line G n-1 constitutes a second gate line.
  • a plurality of first voltage supply lines 21 corresponding to each gate line G n and extending in the longitudinal direction are provided on the display panel 1.
  • a plurality of second voltage supply lines 22 corresponding to each gate line G n and extending in the longitudinal direction are provided on the display panel 1.
  • An arbitrary voltage can be applied to the first voltage supply line 21 and the second voltage supply line 22.
  • a pixel electrode 40 (pixel) is formed in the vicinity of the intersection of each data signal line 4 and each gate line Gn .
  • the pixel electrode 40 includes a first subpixel 41 and a second subpixel 42.
  • the first subpixel 41 includes a thin film transistor T1 (subpixel switching element), a first capacitor C1, and a second capacitor C2.
  • the thin film transistor T1 has a gate electrode connected to the gate line Gn , a source electrode connected to the data signal line 4, and a drain electrode connected to one end of each of the first capacitor C1 and the second capacitor C2.
  • the other end of the first capacitor C 1 is connected to the common electrode, and the other end of the second capacitor C 2 is connected to the first voltage supply line 21.
  • the second subpixel 42 includes a thin film transistor T2 (subpixel switching element), a third capacitor C3, and a fourth capacitor C4.
  • the thin film transistor T2 has a gate electrode connected to the gate line Gn , a source electrode connected to the data signal line 4, and a drain electrode connected to one end of each of the third capacitor C3 and the fourth capacitor C4.
  • the other end of the third capacitor C3 is connected to the common electrode, and the other end of the fourth capacitor C4 is connected to the second voltage supply line 22.
  • a thin film transistor T3 (control switching element) and a fifth capacitor C5 are connected to the second subpixel 42.
  • the gate electrode of the thin film transistor T3 is connected to the auxiliary gate line SG n, the source electrode is connected to the drain electrode of the second TFT T2, the drain electrode is connected to one end of the fifth capacitor C5.
  • the other end of the fifth capacitor C5 is connected to the second voltage supply line 22.
  • the first signal line 11, the second signal line 12, and the third signal line 13 extending in the vertical direction are juxtaposed in the horizontal direction.
  • a signal for controlling forward scanning is input to the first signal line 11.
  • a signal for controlling scanning in the reverse direction is input to the second signal line 12.
  • a signal for setting the presence / absence of a gradation difference between the first sub-pixel 41 and the second sub-pixel 42 is input to the third signal line 13.
  • the forward direction indicates the ascending order of n, that is, the direction of scanning the gate line G n in the order of n ⁇ 1, n, n + 1, and the reverse direction indicates the descending order of n, that is, n + 1, n, n ⁇ .
  • the direction of scanning the gate line G n in the order of 1 is shown.
  • a first switching element S ⁇ b> 1 is provided between the first signal line 11 and the second signal line 12.
  • the first switching element S1 includes a thin film transistor.
  • the gate electrode of the first switching element S1 is connected to the first signal line 11, a source electrode connected to the gate line G n + 1, the drain electrode is connected to the auxiliary gate line SG n.
  • a second switching element S ⁇ b> 2 is provided between the second signal line 12 and the third signal line 13.
  • the second switching element S2 includes a thin film transistor.
  • the gate electrode of the second switching element S2 is connected to the second signal line 12, the source electrode is connected to the gate line G n-1 (second gate line), and the drain electrode is connected to the auxiliary gate line SG n . It is connected.
  • the third switching element S3 is provided in the non-display area 1b.
  • the third switching element S3 includes a thin film transistor.
  • the gate electrode of the third switching element S3, is connected to the third signal line 13, a source electrode connected to the gate line G n, a drain electrode is connected to the auxiliary gate line SG n.
  • the display device includes a control unit 70 (a first control unit, a second control unit, and a third control unit) having a CPU, a ROM, a RAM, a nonvolatile memory, an input / output interface, and the like.
  • a data signal is input from the control unit 70 to the data signal line 4 via the source substrate 2, and a signal is input to the gate line via the gate terminal unit 3.
  • FIG. 3 is a table for explaining a driving method of the display device by the control unit 70.
  • the first driving method indicates a driving method in which the gate line G n is scanned in the forward direction and a gradation difference is provided between the first sub-pixel 41 and the second sub-pixel 42.
  • a driving method in which the gate line G n is scanned in the reverse direction and a gradation difference is provided between the first sub-pixel 41 and the second sub-pixel 42 is shown.
  • the third driving method is a gate line G n in the forward direction or the reverse direction. And a driving method in which no gradation difference is provided between the first sub-pixel 41 and the second sub-pixel 42.
  • FIG. 4 shows the gate lines G n ⁇ 1 , G n , G n + 1 , the first signal line 11 to the third signal line 13, the auxiliary gate line SG n , and the thin film transistors T1, T2 in the first driving method. It is a timing diagram which shows each voltage of a drain electrode schematically.
  • T1 and T2 indicate the voltage of the drain electrode of the thin film transistor T1 and the voltage of the drain electrode of the thin film transistor T2, respectively.
  • the pull-in (or kickback) phenomenon due to the parasitic capacitance between the gate and drain of each transistor is omitted with respect to the voltages of the drain electrodes of T1 and T2.
  • an “H” signal (High signal) is input to the first signal line 11
  • an “L” signal (Low signal) is input to the second signal line 12 and the third signal line 13.
  • an “H” signal is inputted in the forward direction to the gate line G n ⁇ 1 , the gate line G n and the gate line G n + 1 .
  • an input start time of the "H” signal to the gate lines G n and P 1 an input start of the "H” signal to the input end and the gate line G n + 1 "H” signal to the gate line G n
  • the time point is P 2
  • the input end point of the “H” signal to the gate line G n + 1 is P 3 .
  • the “H” signal When the “H” signal is input to the first signal line 11, the first switching element S1 is turned on, and the gate line G n + 1 and the auxiliary gate line SG n are connected. Therefore, the “H” signal is also input to the auxiliary gate line SG n at the timing (time point P 2 ) when the “H” signal is input to the gate line G n + 1 .
  • the thin film transistor T1 when the “H” signal is input to the gate line G n (time point P 1 ), the thin film transistor T1 is turned on, the data signal is input from the data signal line 4, and the thin film transistor T1 is turned on. During the period (between P 1 and P 2 ), the voltage on the drain electrode side of the thin film transistor T1 changes from Low to High. In addition, while the thin film transistor T2 is turned on and a data signal is input from the data signal line 4 and the thin film transistor T2 is turned on (between P 1 and P 2 ), the voltage on the drain electrode side of the thin film transistor T2 changes from low to high. Transition to.
  • the thin film transistor T3 When the “H” signal is input to the gate line G n + 1 (time point P 2 ), the thin film transistor T3 is turned on, the charge is shared between the capacitors C3 and C4, and the capacitor C5, and the gate line G n + 1.
  • the voltage on the drain electrode side of the thin film transistor T2 slightly drops while the “H” signal is being input to (between P 2 P 3 ).
  • the charge remaining in the capacitor C5 before the thin film transistor T3 is turned on is charged to the capacitors C3 and C4 when the thin film transistor T2 is turned on.
  • FIG. 5 shows the gate lines G n ⁇ 1 , G n , G n + 1 , the first signal line 11 to the third signal line 13, the auxiliary gate line SG n , and the thin film transistors T1, T2 in the second driving method. It is a timing diagram which shows each voltage of a drain electrode schematically.
  • T1 and T2 indicate the voltage of the drain electrode of the thin film transistor T1 and the voltage of the drain electrode of the thin film transistor T2, respectively.
  • the “H” signal is input to the second signal line 12
  • the “L” signal is input to the first signal line 11 and the third signal line 13.
  • the “H” signal is inputted in the reverse direction to the gate line G n ⁇ 1 , the gate line G n , and the gate line G n + 1 .
  • an input start time of the "H” signal to the gate lines G n and P 1 an input start of the "H” signal to the input end and the gate lines G n-1 "H” signal to the gate line G n
  • the time point is P 2
  • the input end time point of the “H” signal to the gate line G n ⁇ 1 is P 3 .
  • the second switching element S2 When the “H” signal is input to the second signal line 12, the second switching element S2 is turned on, and the gate line G n ⁇ 1 and the auxiliary gate line SG n are connected. Therefore, the “H” signal is also input to the auxiliary gate line SG n at the timing when the “H” signal is input to the gate line G n ⁇ 1 (time point P 2 ).
  • the thin film transistor T1 when the “H” signal is input to the gate line G n (time point P 1 ), the thin film transistor T1 is turned on, the data signal is input from the data signal line 4, and the thin film transistor T1 is turned on. During the period (between P 1 and P 2 ), the voltage on the drain electrode side of the thin film transistor T1 changes from Low to High. In addition, while the thin film transistor T2 is turned on and a data signal is input from the data signal line 4 and the thin film transistor T2 is turned on (between P 1 and P 2 ), the voltage on the drain electrode side of the thin film transistor T2 changes from low to high. Transition to.
  • the thin film transistor T3 When the “H” signal is input to the gate line G n ⁇ 1 (time point P 2 ), the thin film transistor T3 is turned on, and the charge is shared between the capacitors C3 and C4 and the capacitor C5, and the gate line G n ⁇ 1.
  • the voltage on the drain electrode side of the thin film transistor T2 slightly drops while the “H” signal is being input to (between P 2 P 3 ).
  • the charge remaining in the capacitor C5 before the thin film transistor T3 is turned on is charged to the capacitors C3 and C4 when the thin film transistor T2 is turned on.
  • FIG. 6A shows the gate lines G n ⁇ 1 , G n , G n + 1 , the first signal line 11 to the third signal line 13, and the auxiliary gate line in the third driving method when the gate line is scanned in the forward direction.
  • FIG. 6 is a timing diagram schematically showing SG n and voltages of drain electrodes of the thin film transistors T1 and T2.
  • T1 and T2 indicate the voltage of the drain electrode of the thin film transistor T1 and the voltage of the drain electrode of the thin film transistor T2, respectively.
  • FIG. 6B shows the gate lines G n ⁇ 1 , G n , G n + 1 , the first signal line 11 to the third signal line 13, and the auxiliary gate line in the third driving method when the gate line is scanned in the reverse direction.
  • FIG. 6 is a timing diagram schematically showing SG n and voltages of drain electrodes of the thin film transistors T1 and T2.
  • T1 and T2 indicate the voltage of the drain electrode of the thin film transistor T1 and the voltage of the drain electrode of the thin film transistor T2, respectively.
  • the third switching element S3 When the “H” signal is input to the third signal line 13, the third switching element S3 is turned on, and the gate line G n and the auxiliary gate line SG n are connected. Therefore, at the timing when the “H” signal is input to the gate line G n (time point P 1 ), the “H” signal is also input to the auxiliary gate line SG n .
  • the thin film transistor T1 when the “H” signal is input to the gate line G n (time point P 1 ), the thin film transistor T1 is turned on, the data signal is input from the data signal line 4, and the thin film transistor T1 is turned on. During the period (between P 1 and P 2 ), the voltage on the drain electrode side of the thin film transistor T1 changes from Low to High. In addition, while the thin film transistor T2 is turned on and a data signal is input from the data signal line 4 and the thin film transistor T2 is turned on (between P 1 and P 2 ), the voltage on the drain electrode side of the thin film transistor T2 changes from low to high. Transition to.
  • the “H” signal is input to the gate line G n (time point P 1 )
  • the “H” signal is also input to the auxiliary gate line SG n , so that the thin film transistor T3 is turned on, and the capacitor C5 includes a capacitor Charging is performed so that charges having the same polarity as C3 and C4 have substantially the same potential.
  • the potentials of the capacitors C1 and C3 become substantially the same, and there is almost no gradation difference between the first subpixel 41 and the second subpixel 42.
  • the third switching element S3 When the “H” signal is input to the third signal line 13, the third switching element S3 is turned on, and the gate line G n and the auxiliary gate line SG n are connected. Therefore, at the timing when the “H” signal is input to the gate line G n (time point P 1 ), the “H” signal is also input to the auxiliary gate line SG n .
  • the thin film transistor T1 when the “H” signal is input to the gate line G n (time point P 1 ), the thin film transistor T1 is turned on, the data signal is input from the data signal line 4, and the thin film transistor T1 is turned on. During the period (between P 1 and P 2 ), the voltage on the drain electrode side of the thin film transistor T1 changes from Low to High. In addition, while the thin film transistor T2 is turned on and a data signal is input from the data signal line 4 and the thin film transistor T2 is turned on (between P 1 and P 2 ), the voltage on the drain electrode side of the thin film transistor T2 changes from low to high. Transition to.
  • the “H” signal is input to the gate line G n (time point P 1 )
  • the “H” signal is also input to the auxiliary gate line SG n , so that the thin film transistor T3 is turned on, and the capacitor C5 includes a capacitor Charging is performed so that charges having the same polarity as C3 and C4 have substantially the same potential.
  • the potentials of the capacitors C1 and C3 become substantially the same, and there is almost no gradation difference between the first subpixel 41 and the second subpixel 42.
  • the auxiliary gate lines are not individually connected to the gate terminal portion 3 in the non-display region 1b, an increase in the number of wirings connected to the gate terminal portion 3 is suppressed. can do. Further, the driving of the first switching element S1 and the second switching element S2 can be controlled based on the signals from the first signal line 11 and the second signal line 12, and the gate lines can be scanned in the forward direction and the reverse direction. .
  • the second switching element S2 when the first switching element S1 is turned on, the second switching element S2 is turned off to realize a gradation difference between the first subpixel 41 and the second subpixel 42 in the scanning of the gate line in the forward direction. be able to. Further, when the second switching element S2 is on, the first switching element S1 is turned off, and, for example, in the scanning of the gate line in the reverse direction, a gradation difference between the first subpixel 41 and the second subpixel 42 is realized. can do.
  • the driving of the third switching element S3 can be controlled to change the gradation difference between the sub-pixels.
  • the third switching element S3 when the third switching element S3 is turned on, the first switching element S1 and the second switching element S2 can be turned off so that the gradation difference between the sub-pixels hardly occurs.
  • FIG. 7 is an equivalent circuit diagram of the display panel 1 in the vicinity of the boundary between the display area 1a and the non-display area 1b.
  • A indicates the boundary between the display area 1a and the non-display area 1b.
  • the right side of the boundary A is the display area 1a, and the left side of the boundary A is the non-display area 1b.
  • the gate line G n + 2 constitutes a first gate line
  • the gate line G n-2 constitutes a second gate line
  • the gate line G n constitutes a third gate line.
  • the gate electrode of the first switching element S1 is connected to the first signal line 11, the source electrode is connected to the gate line G n + 2 (first gate line), and the drain electrode is connected to the auxiliary gate line SG n . It is connected.
  • the gate electrode of the second switching element S2 is connected to the second signal line 12, the source electrode is connected to the gate line G n-2 (second gate line), and the drain electrode is connected to the auxiliary gate line SG n . It is connected. Even in this case, the above-described first to third driving methods (see FIG. 3) can be executed.
  • an “H” signal is input to the first signal line 11, the first switching element S1 is turned on, and the gate line G n + 2 and the auxiliary gate line SG n are turned on. And are connected. Therefore, the “H” signal is also input to the auxiliary gate line SG n at the timing when the “H” signal is input to the gate line G n + 2 .
  • the thin film transistor T1 When the “H” signal is input to the gate line G n , the thin film transistor T1 is turned on. While the data signal is input from the data signal line 4 and the thin film transistor T1 is turned on, the drain electrode side of the thin film transistor T1 The voltage changes from Low to High. Further, while the thin film transistor T2 is turned on, a data signal is input from the data signal line 4, and the thin film transistor T2 is turned on, the voltage on the drain electrode side of the thin film transistor T2 changes from low to high.
  • the thin film transistor T3 When the “H” signal is input to the gate line G n + 2 , the thin film transistor T3 is turned on, the charge is shared between the capacitors C3 and C4 and the capacitor C5, and the “H” signal is applied to the gate line G n + 2. Is inputted, the voltage on the drain electrode side of the thin film transistor T2 slightly drops. Usually, since the polarity of the voltage applied to each pixel is inverted every frame, the charge remaining in the capacitor C5 before the thin film transistor T3 is turned on is charged to the capacitors C3 and C4 when the thin film transistor T2 is turned on.
  • an “H” signal is input to the second signal line 12, the second switching element S2 is turned on, and the gate line G n ⁇ 2 and the auxiliary gate line SG n are connected. . Therefore, the “H” signal is also input to the auxiliary gate line SG n at the timing when the “H” signal is input to the gate line G n-2 .
  • the thin film transistor T1 When the “H” signal is input to the gate line G n , the thin film transistor T1 is turned on. While the data signal is input from the data signal line 4 and the thin film transistor T1 is turned on, the drain electrode side of the thin film transistor T1 The voltage changes from Low to High. Further, while the thin film transistor T2 is turned on, a data signal is input from the data signal line 4, and the thin film transistor T2 is turned on, the voltage on the drain electrode side of the thin film transistor T2 changes from low to high.
  • the thin film transistor T3 When the “H” signal is input to the gate line G n ⁇ 2 , the thin film transistor T3 is turned on, the charge is shared between the capacitors C3 and C4 and the capacitor C5, and the “H” signal is input to the gate line G n ⁇ 2. Is inputted, the voltage on the drain electrode side of the thin film transistor T2 slightly drops. Usually, since the polarity of the voltage applied to each pixel is inverted every frame, the charge remaining in the capacitor C5 before the thin film transistor T3 is turned on is charged to the capacitors C3 and C4 when the thin film transistor T2 is turned on.
  • an “H” signal is input to the gate line G n and the thin film transistor T1 is turned on. While the data signal is input from the data signal line 4 and the thin film transistor T1 is turned on, the voltage on the drain electrode side of the thin film transistor T1 changes from low to high. Further, while the thin film transistor T2 is turned on, a data signal is input from the data signal line 4, and the thin film transistor T2 is turned on, the voltage on the drain electrode side of the thin film transistor T2 changes from low to high.
  • the “H” signal When the “H” signal is input to the gate line G n , the “H” signal is also input to the auxiliary gate line SG n , so that the thin film transistor T3 is turned on, and the capacitor C5 has the same characteristics as the capacitors C3 and C4. Charging is performed so that polar charges have substantially the same potential. As a result, the potentials of the capacitors C1 and C3 become substantially the same, and there is almost no gradation difference between the first subpixel 41 and the second subpixel 42.
  • FIG. 8 is an example of an equivalent circuit diagram of the display panel 1 according to the first reference display device.
  • each auxiliary gate line SG n is connected to the gate terminal portion 3, and the auxiliary gate lines SG n and the gate lines G n are densely packed in the non-display region 1b. . Therefore, L / S (Line and Space), that is, the width of the wiring and the gap between the wirings are smaller than those of the display device according to the first or second embodiment, and the yield of the display panel 1 is reduced.
  • FIG. 9 is an example of an equivalent circuit diagram of the display panel 1 according to the second reference display device. As shown in FIG. 9, in the second reference display device, the auxiliary gate line SG n is not connected to the gate terminal portion 3, the auxiliary gate line SG n is connected to the gate line G n + 4.
  • the “H” signal is input to the gate line G n , the thin film transistors T1 and T2 are turned on, and the capacitors C1 and C2 and the capacitors C3 and C4 are charged, respectively. Thereafter, the “L” signal is input to the gate line G n , the “H” signal is input to the auxiliary gate line SG n , the thin film transistor T3 is turned on, and the charge held in the capacitors C3 and C4 is input to the capacitor C5. Dispersed, the potential of the capacitor C3 slightly decreases.
  • the wiring pattern is fixed, and when the “H” signal is input to the gate line G n + 4 , the “H” signal is input to the auxiliary gate line SG n . Therefore, the scanning direction of the gate line is limited to the forward direction (G n ⁇ G n + 1 ⁇ G n + 2 ⁇ G n + 3 ⁇ G n + 4 ⁇ ).
  • the gate line is scanned in the reverse direction (G n + 4 ⁇ G n + 3 ⁇ G n + 2 ⁇ G n + 1 ⁇ G n ⁇ ...), It does not match the circuit structure shown in FIG. Because it does not.
  • the structural it is impossible to keep the auxiliary gate line SG n to Low, it is impossible to perform the third driving method described above.

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Nonlinear Science (AREA)
  • General Physics & Mathematics (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Chemical & Material Sciences (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Optics & Photonics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Liquid Crystal (AREA)
  • Liquid Crystal Display Device Control (AREA)

Abstract

La présente invention concerne un dispositif d'affichage caractérisé en ce qu'il comprend : un panneau d'affichage ayant une zone d'affichage et une zone de non-affichage; une pluralité d'éléments de commutation de sous-pixels correspondant à une pluralité de sous-pixels du panneau d'affichage; un élément de commutation de commande connecté à l'un des éléments de commutation de sous-pixels, et commandant des différences de niveau de gris entre les sous-pixels; une unité de borne de grille située dans la zone de non-affichage; une pluralité de lignes de grille connectées à l'unité de borne de grille et à la pluralité d'éléments de commutation de sous-pixels, et s'étendant dans une première direction; une ligne de grille auxiliaire qui s'étend dans la première direction depuis les lignes de grille, et est connectée à une borne de commande de l'élément de commutation de commande, et qui, dans la zone de non-affichage, n'est pas connectée à l'unité de borne de grille; une première ligne de signal et une seconde ligne de signal qui s'étendent dans une seconde direction; un premier élément de commutation pour commander la connexion de la ligne de grille auxiliaire et d'une première ligne de grille sur la base d'un signal provenant de la première ligne de signal; et un second élément de commutation pour commander la connexion de la ligne de grille auxiliaire et d'une seconde ligne de grille sur la base d'un signal provenant de la seconde ligne de signal.
PCT/JP2016/078503 2016-09-27 2016-09-27 Dispositif d'affichage WO2018061094A1 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
PCT/JP2016/078503 WO2018061094A1 (fr) 2016-09-27 2016-09-27 Dispositif d'affichage

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/JP2016/078503 WO2018061094A1 (fr) 2016-09-27 2016-09-27 Dispositif d'affichage

Publications (1)

Publication Number Publication Date
WO2018061094A1 true WO2018061094A1 (fr) 2018-04-05

Family

ID=61760195

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2016/078503 WO2018061094A1 (fr) 2016-09-27 2016-09-27 Dispositif d'affichage

Country Status (1)

Country Link
WO (1) WO2018061094A1 (fr)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2008111490A1 (fr) * 2007-03-15 2008-09-18 Sharp Kabushiki Kaisha Dispositif d'affichage à cristaux liquides
JP2009128900A (ja) * 2007-11-26 2009-06-11 Samsung Electronics Co Ltd 液晶表示装置
WO2012005038A1 (fr) * 2010-07-09 2012-01-12 シャープ株式会社 Dispositif d'affichage à cristaux liquides
JP2016527560A (ja) * 2013-08-01 2016-09-08 深▲セン▼市華星光電技術有限公司 アレイ基板及び液晶表示パネル

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2008111490A1 (fr) * 2007-03-15 2008-09-18 Sharp Kabushiki Kaisha Dispositif d'affichage à cristaux liquides
JP2009128900A (ja) * 2007-11-26 2009-06-11 Samsung Electronics Co Ltd 液晶表示装置
WO2012005038A1 (fr) * 2010-07-09 2012-01-12 シャープ株式会社 Dispositif d'affichage à cristaux liquides
JP2016527560A (ja) * 2013-08-01 2016-09-08 深▲セン▼市華星光電技術有限公司 アレイ基板及び液晶表示パネル

Similar Documents

Publication Publication Date Title
JP4932823B2 (ja) アクティブマトリクス基板、表示装置及びテレビジョン受像機
US8228287B2 (en) Liquid crystal display device for removing ripple voltage and method of driving the same
US20140218347A1 (en) Liquid crystal display and driving method thereof
US8362995B2 (en) Liquid crystal display
KR101623593B1 (ko) 액정표시장치
TWI397734B (zh) 液晶顯示器及其驅動方法
WO2010021210A1 (fr) Substrat à matrice active, panneau à cristaux liquides, dispositif d'affichage à cristaux liquides, unité d'affichage à cristaux liquides, téléviseur
KR101285054B1 (ko) 액정표시장치
KR20170003185A (ko) 내장형 게이트 드라이버 및 그를 이용한 표시 장치
JP2007213063A (ja) 液晶表示装置
WO2009130919A1 (fr) Substrat de matrice active, panneau à cristaux liquides, dispositif d'affichage à cristaux liquides, unité d'affichage à cristaux liquides et récepteur de télévision
EP2413181A1 (fr) Substrat tft et appareil à affichage à cristaux liquides l'utilisant
USRE47907E1 (en) Liquid crystal display
KR101243540B1 (ko) 액정표시장치
JP2008276160A (ja) 液晶表示装置
WO2011013262A1 (fr) Elément d'affichage à cristaux liquides, dispositif d'affichage à cristaux liquides, et procédé d'affichage employé dans l'élément d'affichage à cristaux liquides
JP6906066B2 (ja) 液晶表示パネル及び装置
EP1927975B1 (fr) Procédé de commande de dispositif d'affichage à cristaux liquides
US9140942B2 (en) Liquid crystal display device and multi-display system
JP2005189614A (ja) 液晶表示装置
JP6602136B2 (ja) 表示装置
US9489910B2 (en) Display device
KR102180914B1 (ko) 표시장치
WO2014192763A1 (fr) Dispositif d'affichage
US8754877B2 (en) Liquid crystal panel unit, display device, and method of manufacturing the same

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 16917647

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 16917647

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: JP