WO2018059081A1

WO2018059081A1 - Method for driving display device, timing controller, and display device

Info

Publication number: WO2018059081A1
Application number: PCT/CN2017/092966
Authority: WO
Inventors: 张言萍
Original assignee: 京东方科技集团股份有限公司; 合肥鑫晟光电科技有限公司
Priority date: 2016-09-29
Filing date: 2017-07-14
Publication date: 2018-04-05
Also published as: US10657862B2; CN106205460A; US20190005862A1; CN106205460B

Abstract

Provided are a method for driving a display device, a timing controller, and a display device. The method comprises: acquiring a target refresh rate at which images are displayed on a display panel (101); determining, according to correspondence relationships between pre-stored refresh rates and frame rates, a target frame rate corresponding to the target refresh rate (102); adjusting, according to the target frame rate, a blanking time period of a data signal outputted by a source driving circuit (103); and outputting, to a gate driving circuit, a first control signal having a frequency identical to the target frame rate, such that the gate driving circuit performs scanning on a pixel unit of the display panel according to the target frame rate (104).

Description

Display device driving method, timing controller and display device

Technical field

Embodiments of the present disclosure relate to a driving method of a display device, a timing controller, and a display device.

Background technique

The display device may generally include a display panel and a driving circuit for driving the display panel. The driving circuit may include a timing controller (English: Timing controller; Tcon for short), a gate driving circuit, and a source driving circuit.

In the related art, the timing controller is capable of outputting a first control signal of a fixed frequency to the gate driving circuit such that the gate driving circuit can scan the pixel unit of the display panel according to the frequency of the first control signal. For example, the frequency of the first control signal is the frequency at which the display panel refreshes the image (also referred to as the frame rate of the display device). Typically, the display device typically has a frame rate of 60 Hertz (Hz), i.e., 60 frames per second.

In the related art, the frequency of the first control signal output by the timing controller is generally fixedly set in advance, so the display device generally refreshes the screen displayed on the display panel at a fixed frame rate, and the display device displays the image. The flexibility is low.

Summary of the invention

In one aspect, an embodiment of the present disclosure provides a driving method of a display device for driving a timing controller, the timing controller being respectively connected to a gate driving circuit and a source driving circuit. The method includes:

Obtaining the target update frequency of the display panel display screen;

Determining a target frame rate corresponding to the target update frequency according to a correspondence between a pre-stored update frequency and a frame rate;

Adjusting a blanking duration of the data signal output by the source driving circuit according to the target frame rate;

And outputting, to the gate driving circuit, a first control signal having a frequency of the target frame rate, so that the gate driving circuit scans the pixel unit of the display panel according to the target frame rate.

For example, the display area of the display panel includes: an effective display area and is located at the effective a blanking area around the display area;

The adjusting the blanking duration of the data signal output by the source driving circuit according to the target frame rate includes:

Obtain a preset pixel refresh frequency Fc;

Calculating an area of the blanking area according to the target frame rate, an area of the effective display area, the preset pixel refresh frequency Fc, and a pixel refresh rate formula, where the pixel refresh rate formula is:

Fc = (A1 + A2) × Fr;

Where Fr is the target frame rate, A1 is the area of the effective display area, and A2 is the area of the blanking area;

And adjusting a frequency of the second control signal outputted to the source driving circuit according to the calculated area of the blanking area, so that the source driving circuit adjusts the data signal according to a frequency of the second control signal The blanking time.

For example, the adjusting the frequency of the second control signal outputted to the source driving circuit according to the calculated area of the blanking area includes:

And adjusting a length and a width of the blanking area according to the calculated area of the blanking area, thereby adjusting a frequency of the second control signal.

For example, the obtaining a target update frequency of the current display screen of the display panel includes:

The target update frequency of the display panel display screen is obtained every preset time period.

Calculating a number of times N of the display screen of the display panel changes within the preset time period;

Determining the target update frequency F according to the length T of the preset time period and the number N of changes, wherein F=N/T.

For example, in the correspondence between the pre-stored update frequency and the frame rate, the frame rate is positively correlated with the update frequency.

In a second aspect, an embodiment of the present disclosure provides a timing controller, where the timing controller is respectively connected to a gate driving circuit and a source driving circuit, and the timing controller includes:

The obtaining module is configured to obtain a target update frequency of the display screen of the display panel;

a determining module, configured to determine a target frame rate corresponding to the target update frequency according to a correspondence between a pre-stored update frequency and a frame rate;

The adjustment module is configured to adjust a blanking duration of the data signal output by the source driving circuit according to the target frame rate;

And an output module configured to output a first control signal having a frequency of the target frame rate to the gate driving circuit, so that the gate driving circuit scans the pixel unit of the display panel according to the target frame rate.

For example, the display area of the display panel includes: an effective display area and a blanking area around the effective display area; the adjustment module includes:

Obtaining a submodule configured to obtain a preset pixel refresh frequency Fc;

a calculation submodule configured to calculate an area of the blanking area according to the target frame rate, an area of the effective display area, the preset pixel refresh frequency Fc, and a pixel refresh rate formula, where the pixel is refreshed The rate formula is:

Fc = (A1 + A2) × Fr;

Adjusting the submodule, configured to adjust a frequency of the second control signal outputted to the source driving circuit according to the calculated area of the blanking area, so that the source driving circuit follows the second control signal The frequency adjusts the blanking duration of the data signal.

For example, the adjustment submodule is further configured to:

For example, the obtaining module is further configured to:

In a third aspect, an embodiment of the present disclosure provides a display device, the display device comprising: the timing controller according to the second aspect.

DRAWINGS

In order to more clearly illustrate the technical solutions in the embodiments of the present disclosure, the drawings used in the description of the embodiments will be briefly described below. It is obvious that the drawings in the following description are only some embodiments of the present disclosure. Other drawings may also be obtained from those of ordinary skill in the art in light of the inventive work.

FIG. 1 is a schematic structural diagram of a display device according to an embodiment of the present disclosure;

2 is a flowchart of a driving method of a display device according to an embodiment of the present disclosure;

3A is another flowchart of a driving method of a display device according to an embodiment of the present disclosure;

FIG. 3B is a schematic diagram of a display area of a display panel according to an embodiment of the present disclosure; FIG.

3C is a schematic diagram of a data signal according to an embodiment of the present disclosure;

3D is a schematic diagram of signals in a display device according to an embodiment of the present disclosure;

FIG. 3E is another schematic diagram of signals in a display device according to an embodiment of the present disclosure; FIG.

FIG. 3F is a simulation timing diagram of signals in a display device according to an embodiment of the present disclosure; FIG.

3G is another simulation timing diagram of signals in a display device according to an embodiment of the present disclosure;

4A is a schematic structural diagram of a timing controller according to an embodiment of the present disclosure;

FIG. 4B is a schematic structural diagram of an adjustment module according to an embodiment of the present disclosure.

detailed description

The embodiments of the present disclosure will be further described in detail below with reference to the accompanying drawings. It is apparent that the described embodiments are only a part of the embodiments of the present disclosure, and not all of them. All other embodiments obtained by a person of ordinary skill in the art based on the embodiments of the present disclosure without departing from the inventive scope are the scope of the disclosure.

FIG. 1 is a schematic structural diagram of a display device according to an embodiment of the present disclosure. As shown in FIG. 1, the display device may include a display panel 10, a timing controller 20, a gate driving circuit 30, and a source driving circuit 40. For example, the gate driving circuit 30 is configured to perform progressive scanning on each row of pixel units in the display panel 10. The source driving circuit 40 is configured to provide data signals for each column of pixel units in the display panel 10, and the timing controller 20 respectively The gate drive circuit 30 is connected to the source drive circuit 40 for controlling signals output from the gate drive circuit 30 and the source drive circuit 40.

Specifically, the timing controller 20 can output a first control signal of a certain frequency to the gate driving circuit 30, so that the gate driving circuit 30 can scan the pixel unit of the display panel 10 according to the frequency of the first control signal; The timing controller 20 is further capable of outputting a second control signal to the source driving circuit 40 such that the source driving circuit 40 can output a data signal according to the frequency of the second control signal.

FIG. 2 is a flowchart of a driving method of a display device according to an embodiment of the present disclosure, which may be applied to the timing controller 20 shown in FIG. 1. Referring to FIG. 2, the driving method may include:

Step 101: Acquire a target update frequency of the display screen of the display panel.

Step 102: Determine, according to a correspondence between a preset update frequency and a frame rate, a target frame rate corresponding to the target update frequency.

Step 103: Adjust a blanking duration of the data signal output by the source driving circuit according to the target frame rate. The data signal does not include image data during the blanking duration.

Step 104: Output a first control signal having a frequency of the target frame rate to the gate driving circuit, so that the gate driving circuit scans the pixel unit of the display panel according to the target frame rate.

In summary, the embodiment of the present disclosure provides a driving method of a display device, in which the timing controller can determine a target frame rate according to a target update frequency of a current display screen of the display panel, and to the gate driving circuit. The output frequency is the first control signal of the target frame rate, and the blanking duration of the data signal output by the source driving circuit can also be adjusted according to the target frame rate. Compared with the fixed frame rate in the related art, the target frame rate and the blanking duration of the data signal in the driving method provided by the embodiment of the present disclosure are adjusted in real time according to the update frequency of the display screen, and the driving method has higher flexibility. .

FIG. 3A is another flowchart of a driving method of a display device according to an embodiment of the present disclosure. The method may be applied to the timing controller 20 shown in FIG. 1 , the timing controller and the gate driving circuit and the source respectively. The pole drive circuit is connected. Referring to FIG. 3A, the driving method may include:

Step 201: Calculate the number of times the display screen of the display panel changes within the preset time period every preset time period.

In the embodiment of the present disclosure, in order to adjust the frame rate of the display device and the blanking duration of the data signal in real time according to the change of the display screen of the display panel, the timing controller may acquire the display once every preset time period. The target update frequency of the current display screen of the panel. The target update frequency refers to the change frequency of the display screen of the display panel, so the timing controller can be based on the display screen The number of changes in the preset time period determines the target update frequency. For example, the display device may be preset with a change amount threshold. When the change amount between the adjacent two frames of the display screen is greater than the change amount threshold, it may be determined that the display screen has changed; if two adjacent frames are displayed The amount of change between the changes is not greater than the threshold of the change, and it can be determined that the display screen has not changed. For example, if the preset time period is 1 second (s), the timing controller may acquire the number of times the display screen of the display device changes within the 1 s time period, for example, 13 times every 1 s.

It should be noted that, in actual applications, the number of times the display screen of the display panel changes during the preset time period may be actively acquired by the timing controller, or may be sent by the display panel to the timing controller. The embodiment of the present disclosure does not limit this.

Step 202: Determine the target update frequency according to the length T of the preset time period and the number N of the changes.

For example, the target update frequency F can be F=N/T. For example, if the preset time period is 1 s and the number of changes acquired by the timing controller is 13 times, the timing controller may determine that the target update frequency F of the display device display screen is 13 times/s.

Step 203: Determine, according to a correspondence between the update frequency and the frame rate stored in advance, a target frame rate corresponding to the target update frequency.

In the embodiment of the present disclosure, the correspondence between the update frequency and the frame rate may be pre-stored in the timing controller, and in the correspondence, the frame rate is positively correlated with the update frequency. That is, the higher the update frequency of the display screen (ie, the faster the display screen changes, such as the game scene), the higher the corresponding frame rate, that is, the higher the refresh rate of the display device to the display screen, to ensure The display effect; the lower the update frequency of the display screen (ie, the closer the display screen is to a stationary state, such as a reading scene), the lower the corresponding frame rate, that is, the lower the refresh rate of the display device to the display screen. To reduce power consumption. Since the update frequency of the display screen is low, or when the display screen is stationary, the reduction of the frame rate does not affect the display effect of the display screen, so appropriately reducing the frame rate can avoid unnecessary waste of power consumption, and prolong the display device. Standby time.

For example, the corresponding relationship between the update frequency and the frame rate stored in the timing controller may be as shown in Table 1, wherein when the update frequency of the display screen is 0 to 5 times/s, the corresponding frame rate is 30 Hz; When the frequency is greater than 5 times/s and less than or equal to 10 times/s, the corresponding frame rate is 40 Hz; when the update frequency is greater than 10 times/s and less than or equal to 15 times/s, the corresponding frame rate is 48 Hz; the update frequency is greater than 15 times. For /s, the corresponding frame rate is 60 Hz. If the display panel acquired by the timing controller currently displays a picture The target update frequency of the surface is 13 times/s. According to the correspondence shown in Table 1, the timing controller can determine that the target update rate of the target update frequency is 13 times/s and the target frame rate is 48 Hz.

Table 1

更新频率(次/s)Update frequency (times / s)	帧率Frame rate
[0，5][0,5]	30Hz30Hz
(5，10](5,10)	40Hz40Hz
(10，15](10,15)	48Hz48Hz
＞15>15	60Hz60Hz

Step 204: Acquire a preset pixel refresh frequency Fc.

The pixel refresh frequency, also called pixel clock, refers to the refresh frequency of each pixel in the display device. In the embodiment of the present disclosure, the pixel refresh frequency Fc is preset before the display device is designed and manufactured, that is, the pixel refresh frequency Fc of the display device is a preset fixed value. For example, the pixel refresh rate Fc can be 39.79 megahertz (MHz).

Step 205: Calculate an area of the blanking area according to the target frame rate, an area of the effective display area, the preset pixel refresh frequency Fc, and a pixel refresh rate formula.

In the embodiment of the present disclosure, the pixel refresh rate formula is: Fc=(A1+A2)×Fr; wherein Fr is the target frame rate, A1 is the area of the effective display area, and A2 is the area of the blanking area.

In the embodiment of the present disclosure, referring to FIG. 3B, the display area of the display panel may include: an effective display area (English: active field) 01 and a blanking (English: blanking) area 02 located around the effective display area. For example, the effective display area 01 is a data effective area, that is, an area actually used for displaying a picture, the size of the effective display area 01 is fixed; and the blanking area 02 is an area where no picture is displayed, which is prepared for data buffering. The size of the blanking area 02 is generally adjustable.

As can be seen from FIG. 3B, the area A of the display area of the display device (ie, A1+A2) can be expressed as:

A=(H_active+H_blank1+H_blank2)×(V_active+V_blank1+V_blank2);

Wherein, H_active and V_active are respectively a width value of the effective display area 01 in the horizontal direction (ie, the raster line scanning direction) and a height value in the vertical direction (ie, the data line scanning direction); H_blank1 And H_blank2 are respectively two width values of the blanking area 02 in the horizontal direction on the left and right sides of the effective display area 02, and V_blank1 and V_blank2 are respectively two blanks on the upper and lower sides of the effective display area 02 in the vertical direction. Height values. The height value may refer to the number of row pixels or the number of rows of gate lines, and the width value may refer to the number of columns of pixels or the number of columns of data lines.

For example, it is assumed that for a display panel with a resolution of 1056×628, the display area can be divided as shown in Table 2, wherein the effective display area width value H_active can be 800 column pixels, and the height value V_active is 600 lines. The pixel, that is, the effective display resolution of the display panel is 800×600; the width value H_blank1 of the blanking area is 216 column pixels, H_blank2 is 40 column pixels, the height value V_blank1 is 27 line pixels, and V_blank2 is 1 Line pixels.

Table 2

H_blank1H_blank1	H_activeH_active	H_blank2H_blank2	总列像素Total column pixel
216216	800800	4040	10561056
V_blank1V_blank1	V_activeV_active	V_blank2V_blank2	总行像素Total line pixel
2727	600600	11	628628

Further, according to the pixel refresh rate formula: Fc=(A1+A2)×Fr, since the target frame rate Fr is 48 Hz, the effective display area area A1 is 800×600, and the pixel refresh frequency Fc is 39.79 (MHz). ), the area A2 of the blanking area can be calculated to be 348960.

Step 206: Adjust the length and width of the blanking area according to the calculated area of the blanking area, thereby adjusting the frequency of the second control signal.

In the embodiment of the present disclosure, the timing controller determines the area of the blanking area according to the target frame rate, the area of the effective display area, the preset pixel refresh frequency Fc, and the pixel refresh rate formula. Referring to FIG. 3B, Since the blanking area 02 is a rectangular annular area of a regular shape, the timing controller can adjust the widths H_blank1 and H_blank2 of the blanking area 02, and/or the heights V_blank1 and V_blank2 of the blanking area 02, thereby The effect of adjusting the area of the blanking area 02 is achieved. For example, the timing controller can keep the heights V_blank1 and V_blank2 of the blanking area 02 unchanged, and adjust only the widths H_blank1 and H_blank2 of the blanking area 02; or the timing controller can simultaneously adjust the height V_blank1 of the blanking area 02 and V_blank2, and the widths H_blank1 and H_blank2 of the blanking area 02, such that the area of the adjusted blanking area 02 is equal to the area of the calculated blanking area.

For example, assume that the timing controller determines the face of the blanking region according to the pixel refresh rate formula. If the product A2 is 348960, the timing controller can keep the heights V_blank1 and V_blank2 of the blanking area 02 unchanged, and adjust only the widths H_blank1 and H_blank2 of the blanking area, so that the sum of the adjusted widths H_blank1 and H_blank2 is equal to 520. Column pixel, at this time, the area of the blanking area 02 is A2=(520+800)×628-800×600=348960; or the timing controller can keep the widths H_blank1 and H_blank2 of the blanking area 02 unchanged, only The heights V_blank1 and V_blank2 of the blanking area 02 are adjusted such that the sum of the adjusted heights V_blank1 and V_blank2 is equal to 185 line pixels, and the area of the blanking area 02 is A2=1056×(185+600)-800×600. =348960.

After the timing controller adjusts the length and width of the blanking area, the frequency of the second control signal outputted by the timing controller to the source driving circuit also changes accordingly, and the source driving circuit can be according to the second The frequency of the control signal adjusts the blanking duration of the output data signal. FIG. 3C is a schematic diagram of a data signal Data according to an embodiment of the present disclosure. Referring to FIG. 3C, each period of the data signal Data output by the source driving circuit may include a valid data duration and a blanking duration. For example, the data signal in the duration of the valid data contains a valid data signal, that is, image data for displaying a picture; in the blanking duration, the data signal does not contain image data. Specifically, as shown in FIG. 3C, the blanking duration may specifically include a synchronization front edge (English: Front Porch) T1, a synchronization time (English: Sync) T2, and a synchronization trailing edge (English: Back Porch) T3. Further, the signal Hsync in FIG. 3C is a line sync signal, and the signal Vsync is a frame sync signal.

In practical applications, the timing controller can store various parameters including the size of the blanking area in a memory (for example, an EEPROM), and the timing controller can change by writing data online in the memory. The length and width of the blanking area adjust the frequency of the second control signal. After the frequency of the second control signal is changed, the blanking duration of the data signal output by the source driving circuit is also changed correspondingly, and the blanking duration is positively correlated with the area of the blanking area, that is, the larger the blanking area is. The longer the blanking time of the data signal.

Step 207: Output a first control signal having a frequency of the target frame rate to the gate driving circuit, so that the gate driving circuit scans the pixel unit of the display panel according to the target frame rate.

In the embodiment of the present disclosure, after determining the target frame rate in the timing controller, in addition to adjusting the area of the blanking area according to the target frame rate, the output of the gate driving circuit may be compared according to the target frame rate. The frequency of the control signal is adjusted such that the frequency of the first control signal is the target frame rate, so that the gate driving circuit can image the display panel according to the target frame rate. The prime unit performs scanning, that is, causes the display device to refresh the display screen at the target frame rate.

FIG. 3D is a schematic diagram of each signal in the display device when the target update frequency of the display screen is the first frequency according to the embodiment of the present disclosure; FIG. 3E is a target update frequency of the display screen according to the embodiment of the present disclosure. A schematic diagram of each signal in the display device at two frequencies. The first frequency is higher than the second frequency. The signal V in FIG. 3D and FIG. 3E is the first control signal outputted by the timing controller to the gate driving circuit, and the signal H is the second control signal outputted by the timing controller to the source driving circuit, and the signal Data is the source driving circuit. The output data signal. 3D and FIG. 3E, when the target update frequency of the display screen is high, the frequency of the first control signal V and the second control signal H output by the timing controller is also high, and the data signal output by the source driving circuit is Data. The blanking time is shorter. For example, as shown in FIG. 3D, the frequency of the first control signal V may be 60 Hz. At this time, the frequency at which the display device refreshes the display screen is high, and a better display effect can be ensured. When the target update frequency of the display screen is low, the frequency of the first control signal V and the second control signal H output by the timing controller is also low, and the blanking duration of the data signal Data is long. For example, as shown in FIG. 3E, the frequency of the first control signal V may be 48 Hz. At this time, the frequency at which the display device refreshes the display screen is low, and the power consumption of the display device is low, but the display screen changes less at this time. Therefore, the lower frame rate does not affect the display effect of the display.

FIG. 3F is a simulation timing diagram of each signal in the display device when the target update frequency of the display screen is the first frequency according to the embodiment of the present disclosure; FIG. 3G is a target update frequency of the display screen according to the embodiment of the present disclosure; At the second frequency, a simulation timing diagram of each signal in the display device. For example, assuming that the first frequency is 20 times/s, according to the correspondence shown in Table 1, the target frame rate should be 60 Hz. That is, as shown in FIG. 3F, the frequency of the first control signal V output by the timing controller is 60 Hz; assuming that the second frequency is 2 times/s, according to the correspondence shown in Table 1, the target is known. The frame rate should be 30 Hz. That is, as shown in FIG. 3G, the frequency of the first control signal V is 30 Hz. Comparing FIG. 3F and FIG. 3G, it can be seen that when the target update frequency of the display screen is high, the signal frequency of the data signal Data is also high (the blanking duration of the data signal is not reflected in FIG. 3F and FIG. 3G). . That is, the driving method provided by the present disclosure can match the frequency of the driving signal outputted from the rear end of the display device with the update frequency of the front end display screen, and further reduce the power consumption of the display device while ensuring the display effect.

It should be noted that the present disclosure implements the steps of the driving method of the display device provided by the embodiment. The order can be adjusted appropriately, and the steps can be increased or decreased according to the situation. Any method that can be easily conceived by those skilled in the art within the scope of the technology disclosed in the present disclosure is intended to be included in the scope of the present disclosure, and therefore will not be described again.

In summary, the embodiment of the present disclosure provides a driving method of a display device, in which the timing controller can determine a target frame rate according to a target update frequency of a display screen of the display panel, and output to the gate driving circuit. The frequency is the first control signal of the target frame rate, and the blanking duration of the data signal output by the source driving circuit can also be adjusted according to the target frame rate. Compared with the fixed frame rate in the related art, the target frame rate and the blanking duration of the data signal in the driving method provided by the embodiment of the present disclosure are adjusted in real time according to the update frequency of the display screen, and the driving method has higher flexibility. And when the update frequency of the display screen is low, the frame rate of the display device is also low, and the power consumption of the display device can be effectively reduced while ensuring that the display effect of the display screen is not affected.

Referring to FIG. 4A, an embodiment of the present disclosure provides a timing controller, which may be respectively connected to a gate driving circuit and a source driving circuit, and the timing controller may include:

The obtaining module 301 is configured to acquire a target update frequency of the display panel display screen.

The determining module 302 is configured to determine a target frame rate corresponding to the target update frequency according to a correspondence between the update frequency and the frame rate stored in advance.

The adjustment module 303 is configured to adjust a blanking duration of the data signal output by the source driving circuit according to the target frame rate, wherein the data signal does not include image data during the blanking duration.

The output module 304 is configured to output a first control signal having a frequency to the target frame rate to the gate driving circuit, so that the gate driving circuit scans the pixel unit of the display panel according to the target frame rate.

In summary, the embodiment of the present disclosure provides a timing controller, which can determine a target frame rate according to a target update frequency of a current display screen of a display panel, and output a frequency to the gate drive circuit as the target frame rate. The first control signal, and can also adjust the blanking duration of the data signal output by the source driving circuit according to the target frame rate. Compared with the fixed frame rate in the related art, the target frame rate and the blanking duration of the data signal in the driving method provided by the embodiment of the present disclosure are adjusted in real time according to the update frequency of the display screen, and the driving method has higher flexibility. .

For example, the display area of the display panel includes: an effective display area and a blanking area around the effective display area; and referring to FIG. 4B, the adjustment module 303 may include:

The obtaining submodule 3031 is configured to acquire a preset pixel refresh frequency Fc.

The calculation sub-module 3032 is configured to calculate an area of the blanking area according to the target frame rate, an area of the effective display area, the preset pixel refresh frequency Fc, and a pixel refresh rate formula, where the pixel refresh rate formula is:

Fc = (A1 + A2) × Fr;

Where Fr is the target frame rate, A1 is the area of the effective display area, and A2 is the area of the blanking area.

The adjustment submodule 3033 is configured to adjust a frequency of the second control signal outputted to the source driving circuit according to the calculated area of the blanking area, so that the source driving circuit adjusts according to the frequency of the second control signal The blanking duration of the data signal.

For example, the adjustment submodule 3033 is further configured to:

And adjusting the length and width of the blanking area according to the calculated area of the blanking area, thereby adjusting the frequency of the second control signal.

For example, the obtaining module 301 can also be configured to:

The target update frequency of the current display screen of the display panel is obtained every preset time period.

Further, the obtaining module 301 can be further configured to:

Calculating the number N of changes of the display screen of the display panel in the preset time period;

The target update frequency F is determined according to the length T of the preset time period and the number N of changes, wherein F=N/T.

In summary, the embodiment of the present disclosure provides a timing controller, which can determine a target frame rate according to a target update frequency of a display panel display screen, and output a frequency to the gate drive circuit at the target frame rate. The first control signal, and the blanking duration of the data signal output by the source driving circuit can also be adjusted according to the target frame rate. Compared with the fixed frame rate in the related art, the target frame rate and the blanking duration of the data signal in the driving method provided by the embodiment of the present disclosure are adjusted in real time according to the update frequency of the display screen, and the driving method has higher flexibility. .

For the convenience and brevity of the description, the specific operation process of the timing controller and each module described above may be referred to the corresponding process in the foregoing method embodiment, and details are not described herein again.

Of course, the timing controller provided by the embodiment of the present disclosure may further include: a phase locked loop PLL, an Inter-Integrated Circuit (I2C) interface, a divider, and a line synchronization module. (horizontal synchronous block), vertical synchronous block, and control signal block. The disclosure is not described herein.

The timing controller of an embodiment of the present disclosure may also include one or more processors and one or more memories. The processor can process the data signals and can include various computing structures, such as a Complex Instruction Set Computer (CISC) architecture, a Structured Reduced Instruction Set Computer (RISC) architecture, or a structure that implements a combination of multiple instruction sets. The memory can hold instructions and/or data executed by the processor. These instructions and/or data may include code for implementing some or all of the functions of one or more of the modules described in the embodiments of the present disclosure. For example, the memory includes dynamic random access memory (DRAM), static random access memory (SRAM), flash memory, optical memory, or other memory well known to those skilled in the art.

In some embodiments of the present disclosure, the acquisition module, the determination module, the adjustment module (including the acquisition sub-module, the calculation sub-module, and the adjustment sub-module) and/or the output module include code and a program stored in the memory; the processor can execute The code and program are implemented to implement some or all of the functions described above.

In some embodiments of the present disclosure, the acquisition module, the determination module, the adjustment module (including the acquisition sub-module, the calculation sub-module, and the adjustment sub-module) and/or the output module may be dedicated hardware devices for implementing some of the above. Or all features. For example, the acquisition module, the determination module, the adjustment module (including the acquisition submodule, the calculation submodule, and the adjustment submodule) and/or the output module may be a circuit board or a combination of a plurality of circuit boards for implementing the functions as described above. . In an embodiment of the present disclosure, the one circuit board or a combination of the plurality of circuit boards may include: (1) one or more processors; (2) one or more non-transitory computer readable computers connected to the processor And (3) firmware executable by the processor to be stored in the memory. For example, the acquisition module, the determination module, the adjustment module (including the acquisition submodule, the calculation submodule, and the adjustment submodule) and/or the output module may use an ASIC (application specific integrated circuit), an FPGA (field programmable gate array), or the like. Program the logic device to implement.

Embodiments of the present disclosure also provide a display device that can include a timing controller as shown in FIG. 4A. The display device may be: a liquid crystal panel, an electronic paper, an OLED panel, an AMOLED panel, a mobile phone, a tablet computer, a television, a display, a notebook computer, a digital photo frame, a navigator, and the like, or any product or component having a display function.

The above description is only exemplary embodiments of the present disclosure, and is not intended to limit the disclosure. Any modifications, equivalent substitutions, improvements, etc. made within the spirit and principles of the present invention are intended to be included within the scope of the present disclosure.

In this document, relational terms such as "first" and "second" are used merely to distinguish one entity or operation from another entity or operation, and do not necessarily require or imply any such The actual relationship or order. Furthermore, the term "comprises" or "comprises" or "comprises" or any other variations thereof is intended to encompass a non-exclusive inclusion, such that a process, method, article, or device that comprises a plurality of elements includes not only those elements but also Other elements, or elements that are inherent to such a process, method, item, or device. An element that is defined by the phrase "comprising a ..." does not exclude the presence of additional equivalent elements in the process, method, item, or device that comprises the element.

The above is only the specific embodiment of the present disclosure, but the scope of the present disclosure is not limited thereto, and any person skilled in the art can easily think of changes or substitutions within the technical scope of the disclosure. It should be covered within the scope of protection of the present disclosure. Therefore, the scope of protection of the present disclosure should be determined by the scope of the claims.

The present disclosure claims the priority of the Chinese Patent Application No. 201610867454.8 filed on Sep. 29, 2016, the entire disclosure of which is hereby incorporated by reference.

Claims

A driving method of a display device, comprising:

Obtaining the target update frequency of the display panel display screen;

Determining a target frame rate corresponding to the target update frequency according to a correspondence between a pre-stored update frequency and a frame rate;

Adjusting a blanking duration of the data signal output by the source driving circuit according to the target frame rate;

And outputting, to the gate driving circuit, a first control signal having a frequency of the target frame rate, so that the gate driving circuit scans the pixel unit of the display panel according to the target frame rate.
The method according to claim 1, wherein the display area of the display panel comprises: an effective display area and a blanking area around the effective display area;

The adjusting the blanking duration of the data signal output by the source driving circuit according to the target frame rate includes:

Obtain a preset pixel refresh frequency Fc;

Calculating an area of the blanking area according to the target frame rate, an area of the effective display area, the preset pixel refresh frequency Fc, and a pixel refresh rate formula, where the pixel refresh rate formula is:

Fc = (A1 + A2) × Fr;

Where Fr is the target frame rate, A1 is the area of the effective display area, and A2 is the area of the blanking area;

And adjusting a frequency of the second control signal outputted to the source driving circuit according to the calculated area of the blanking area, so that the source driving circuit adjusts the data signal according to a frequency of the second control signal The blanking time.
The method according to claim 2, wherein the adjusting the frequency of the second control signal outputted to the source driving circuit according to the calculated area of the blanking area comprises:

And adjusting at least one of a length and a width of the blanking area according to the calculated area of the blanking area, thereby adjusting a frequency of the second control signal.
The method according to any one of claims 1 to 3, wherein the obtaining a target update frequency of the current display screen of the display panel comprises:

The target update frequency of the display panel display screen is obtained every preset time period.
The method of claim 4, wherein the obtaining a target update frequency of the display panel display screen comprises:

Calculating a number of times the display screen of the display panel changes within the preset time period;

Determining the target update frequency F according to the length T of the preset time period and the number N of changes, wherein F=N/T.
The method according to any one of claims 1 to 3, wherein in the correspondence relationship between the pre-stored update frequency and the frame rate, the frame rate is positively correlated with the update frequency.
A timing controller comprising:

The obtaining module is configured to obtain a target update frequency of the display screen of the display panel;

a determining module, configured to determine a target frame rate corresponding to the target update frequency according to a correspondence between a pre-stored update frequency and a frame rate;

The adjustment module is configured to adjust a blanking duration of the data signal output by the source driving circuit according to the target frame rate;

And an output module configured to output a first control signal having a frequency of the target frame rate to the gate driving circuit, so that the gate driving circuit scans the pixel unit of the display panel according to the target frame rate.
The timing controller of claim 7, wherein the display area of the display panel comprises: an effective display area and a blanking area around the effective display area; the adjustment module comprises:

Obtaining a submodule configured to obtain a preset pixel refresh frequency Fc;

a calculation submodule configured to calculate an area of the blanking area according to the target frame rate, an area of the effective display area, the preset pixel refresh frequency Fc, and a pixel refresh rate formula, where the pixel is refreshed The rate formula is:

Fc = (A1 + A2) × Fr;

Where Fr is the target frame rate, A1 is the area of the effective display area, and A2 is the area of the blanking area;

Adjusting the submodule, configured to adjust a frequency of the second control signal outputted to the source driving circuit according to the calculated area of the blanking area, so that the source driving circuit follows the second control signal The frequency adjusts the blanking duration of the data signal.
The timing controller of claim 8, wherein the adjustment submodule is further configured for:

And adjusting a length and a width of the blanking area according to the calculated area of the blanking area, thereby adjusting a frequency of the second control signal.
The timing controller according to any one of claims 7 to 9, wherein the acquisition module is further configured to:

The target update frequency of the current display screen of the display panel is obtained every preset time period.
The timing controller of claim 10, wherein the acquisition module is further configured to:

Calculating a number of times N of the display screen of the display panel changes within the preset time period;

Determining the target update frequency F according to the length T of the preset time period and the number N of changes, wherein F=N/T.
The timing controller according to any one of claims 7 to 9, wherein in the correspondence relationship between the pre-stored update frequency and the frame rate, the frame rate is positively correlated with the update frequency.
A display device comprising:

A timing controller as claimed in any one of claims 7 to 12.