WO2017027993A1 - 一种0.5阶混合型与链式分数阶积分切换方法及电路 - Google Patents

一种0.5阶混合型与链式分数阶积分切换方法及电路 Download PDF

Info

Publication number
WO2017027993A1
WO2017027993A1 PCT/CN2015/000751 CN2015000751W WO2017027993A1 WO 2017027993 A1 WO2017027993 A1 WO 2017027993A1 CN 2015000751 W CN2015000751 W CN 2015000751W WO 2017027993 A1 WO2017027993 A1 WO 2017027993A1
Authority
WO
WIPO (PCT)
Prior art keywords
order
resistor
fractional
capacitance
pin
Prior art date
Application number
PCT/CN2015/000751
Other languages
English (en)
French (fr)
Inventor
王忠林
Original Assignee
王忠林
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 王忠林 filed Critical 王忠林
Publication of WO2017027993A1 publication Critical patent/WO2017027993A1/zh

Links

Images

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L9/00Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols

Definitions

  • the invention relates to a 0.5-order fractional-order integral switching method and circuit, in particular to a 0.5-order hybrid and chain fractional-order integral switching method and circuit.
  • the structure of the 0.5-order fractional-order integration circuit mainly includes mixed-type fractional integral form, chain-like fractional integral form and T-type fractional integral form.
  • the three structures that implement the 0.5-order fractional-order integral circuit have three-part resistance and capacitance.
  • the method and circuit for realizing the fractional-order integration circuit by using the above three structural forms have been reported, but the 0.5-order fractional-order integration circuit has been reported by using different forms of switching between 0.5-order fractional-order integration circuits.
  • the invention provides a 0.5-order hybrid type and chain type fractional integral switching method and circuit.
  • the technical problem to be solved by the present invention is to provide a 0.5-order hybrid fractional-order integral and chain-type fractional-order integral switching method and circuit, and the present invention adopts the following technical means to achieve the object of the invention:
  • a 0.5-order hybrid and chain fractional integral switching method characterized in that a hybrid 0.5-order fractional integral and a 0.5-order chain fractional integral are selected by a two-choice analog switch.
  • Control output when the control signal of the analog switch is high, select the hybrid 0.5-order fractional integral output.
  • the control signal of the analog switch is low, select the chain fractional integral output, or when simulating When the control signal of the switch is low, the hybrid 0.5-order fractional integral output is selected, and when the control signal of the analog switch is high, the chain fractional integral output is selected.
  • a 0.5-order hybrid and chain fractional-order integral switching circuit characterized in that: the 0.5-order hybrid and chain fractional-order integral switching circuit comprises a 0.5-order hybrid fractional-order integration circuit and a 0.5-order chain
  • the fractional-order integration circuit and the two-choice analog switch U0 are composed of three parts.
  • the 0.5-order hybrid fractional-order integration circuit is composed of six parts, wherein the resistor Rhx is connected in parallel with the capacitor Chx to form a first portion, and the first portion is connected in series with the resistor Rhy. Then, in parallel with the capacitor Chy, a second portion is formed. The first two portions are connected in series with the resistor Rhz and then connected in parallel with the capacitor Chz to form a third portion.
  • the first three portions are connected in series with the resistor Rhw and then connected in parallel with the capacitor Chw to form a fourth portion.
  • the four parts are connected in series with the resistor Rhu and then connected in parallel with the capacitor Chu to form a fifth part.
  • the first five parts are connected in series with the resistor Rhv and then connected in parallel with the capacitor Chv to form a sixth part.
  • the output pin HA is connected to the first part, and the output pin HB is connected.
  • the sixth part; the 0.5-step chain fractional integration circuit is composed of six parts, wherein the resistor RLx is connected in parallel with the capacitor CLx to form a first part, and the resistor RLy is connected in parallel with the capacitor CLy to form a second part.
  • the second part is connected in series with the first part
  • the resistor RLz is connected in parallel with the capacitor CLz to form a third part
  • the third part is connected in series with the first two parts
  • the resistor RLw is connected in parallel with the capacitor CLw to form a fourth part
  • the fourth part and the front part Three parts
  • the resistor RLu is connected in parallel with the capacitor CLu to form a fifth part.
  • the fifth part is connected in series with the first four parts.
  • the resistor RLv is connected in parallel with the capacitor CLv to form a sixth part.
  • the sixth part is connected in series with the first five parts, and the resistance output pin is connected.
  • the output pin LB is connected to the sixth part;
  • the output pin HB of the 0.5-order hybrid type fractional integration circuit is connected to the SB pin of the second analog switch U0, the 0.5-order chain fraction
  • the output pin LB of the step integration circuit is connected to the SA pin of the second analog switch U0, and the output pin D of the second analog switch U0 is used as the output of the 0.5-order hybrid type and the chain fractional integral switching circuit.
  • the beneficial result of the invention is that the automatic switching of the 0.5-order hybrid fractional-order integration circuit and the 0.5-order chain fractional-order integration circuit is realized by using the two-choice analog switch, so that the 0.5-order fractional-order integration circuit is used in the secure communication.
  • the complexity of the 0.5-order fractional integral is improved, the difficulty of deciphering is increased, and the security of communication is facilitated.
  • 1 is an actual connection diagram of the hybrid and chain fractional-order integral switching circuit of the present invention.
  • FIG. 2 is a practical connection diagram of a 0.5-stage hybrid type integrating circuit of a hybrid type and a chain type fractional-order integral switching circuit according to the present invention.
  • FIG. 3 is a practical connection diagram of a 0.5-step chain integration circuit of the hybrid and chain fractional-order integral switching circuit of the present invention.
  • FIG. 4 is a schematic diagram of a hybrid and chain fractional-order integral switching circuit of the present invention.
  • FIG. 5 is a schematic diagram of a circuit connection structure according to a preferred embodiment of the present invention.
  • a 0.5-order hybrid and chain fractional integral switching method characterized in that a hybrid 0.5-order fractional integral and a 0.5-order chain fractional integral are selected by a two-choice analog switch.
  • Control output when the control signal of the analog switch is high, select the hybrid 0.5-order fractional integral output.
  • the control signal of the analog switch is low, select the chain fractional integral output, or when simulating When the control signal of the switch is low, the hybrid 0.5-order fractional integral output is selected, and when the control signal of the analog switch is high, the chain fractional integral output is selected.
  • a 0.5-order hybrid and chain fractional-order integral switching circuit characterized in that: the 0.5-order hybrid and chain fractional-order integral switching circuit comprises a 0.5-order hybrid fractional-order integration circuit and a 0.5-order chain
  • the fractional-order integration circuit and the two-choice analog switch U0 are composed of three parts.
  • the 0.5-order hybrid fractional-order integration circuit is composed of six parts, wherein the resistor Rhx is connected in parallel with the capacitor Chx to form a first portion, and the first portion is connected in series with the resistor Rhy. Then, in parallel with the capacitor Chy, a second portion is formed. The first two portions are connected in series with the resistor Rhz and then connected in parallel with the capacitor Chz to form a third portion.
  • the first three portions are connected in series with the resistor Rhw and then connected in parallel with the capacitor Chw to form a fourth portion.
  • Four parts in series with resistor Rhu and then capacitor Chu is connected in parallel to form the fifth part.
  • the first five parts are connected in series with the resistor Rhv and then connected in parallel with the capacitor Chv to form a sixth part.
  • the output pin HA is connected to the first part, and the output pin HB is connected to the sixth part.
  • the 0.5-order chain The fractional integration circuit is composed of six parts, wherein the resistor RLx is connected in parallel with the capacitor CLx to form a first portion, the resistor RLy is connected in parallel with the capacitor CLy to form a second portion, the second portion is connected in series with the first portion, and the resistor RLz is connected in parallel with the capacitor CLz to form a resistor.
  • the third part is connected in series with the first two parts.
  • the resistor RLw is connected in parallel with the capacitor CLw to form a fourth part.
  • the fourth part is connected in series with the first three parts, and the resistor RLu is connected in parallel with the capacitor CLu to form a fifth part.
  • the part is connected in series with the first four parts, the resistor RLv is connected in parallel with the capacitor CLv to form a sixth part, the sixth part is connected in series with the first five parts, the resistance output pin LA is connected to the first part, and the output pin LB is connected to the sixth part;
  • the output pin HB of the 0.5-order hybrid type fractional integration circuit is connected to the SB pin of the second analog switch U0, and the output pin LB of the 0.5-order chain fractional integration circuit is connected to the second Select the SA pin of the analog switch U0, the output pin D of the second analog switch U0 is used as the output of the 0.5-order hybrid and chain fractional-order integral switching circuit, and the control pin IN of the analog switch U0 is selected.
  • the output pin HA of the 0.5-order hybrid type fractional-order integration circuit and the output pin LA of the 0.5-order chain-type fractional-order integration circuit respectively serve as 0.5
  • the Lorenz chaotic system circuit based on the 0.5-order hybrid and chain fractional-order integral switching circuit is characterized by:
  • the operational amplifier U1 is connected to the operational amplifier U8, the multiplier U3, the multiplier U4, and the 0.5-order hybrid and chain a fractional-order integral switching circuit U5, a 0.5-order hybrid type and a chain-type fractional-order integral switching circuit U6, the operational amplifier U2 is connected to a multiplier U3, a multiplier U4, and a 0.5-order hybrid type and a chain type fractional-order integral switching circuit U7.
  • the multiplier U3 is connected to the operational amplifier U1, and the multiplier U4 is connected to the operational amplifier U2.
  • the operational amplifier U8 is connected to the 0.5-order hybrid and chain fractional-order integral switching circuit U5, the 0.5-order hybrid type and the chained fractional integral switching. Circuit U6 and 0.5-order hybrid and chain fractional-order integral switching circuit U7;
  • the first pin of the operational amplifier U1 is connected to the sixth pin of U1 through the resistor R7, the second pin is connected to the first pin through the resistor R6, and the third, fifth, ten, and 12 pins are grounded.
  • the fourth pin is connected to VCC, the eleventh pin is connected to VEE, the sixth pin is connected to the HA pin and the LA pin of the 0.5-stage hybrid type and the chain-type fractional-order integral switching circuit U6, and the seventh pin is connected to the output y,
  • the resistor R1 is connected to the 13th pin, and is connected to the 6th pin through the resistor R8, and is connected to the D pin of the 0.5-stage hybrid type and the chain fractional-order integral switching circuit U6, and is connected to the 3rd pin of the multiplier U4.
  • the 8th pin is connected to the output x, is connected to the 9th pin through the resistor R4, is connected to the 2nd pin through the resistor R5, is connected to the 1st pin of the multiplier U3, and is connected to the 1st pin of the multiplier U4.
  • the first, second, sixth, and seventh pins of the operational amplifier U2 are left floating, the third, fifth, ten, and 12th pins are grounded, the fourth pin is connected to VCC, the eleventh pin is connected to VEE, and the eighth pin is outputted by z.
  • the 13th pin is connected to the 14th pin through the resistor R10, and the 14th pin is connected to the 9th pin through the resistor R13;
  • the first pin of the operational amplifier U8 is connected to the IN pin of the 0.5-stage hybrid type and the chain fractional-order integral switching circuit U5 through the resistor R14, and is grounded through the resistor R14 and the resistor R15, and the 2nd, 6th, 9th, and 12th pins are connected. Grounding, the fourth pin is connected to VCC, the eleventh pin is connected to VEE, and the seventh pin is connected to the IN pin of the 0.5-stage hybrid type and the chain-type fractional-order integral switching circuit U6 through the resistor R16, and is grounded through the resistor R16 and the resistor R17.
  • the 8th pin is connected to the IN pin of the 0.5-stage hybrid type and the chain type fractional integral switching circuit U7 through the resistor R18, grounded through the resistor R18 and the resistor R19, and the 13th pin and the 14th pin are suspended;
  • the first pin of the multiplier U3 is connected to the eighth pin of U1, the third pin is connected to the eighth pin of U2, the second, fourth, and sixth pins are grounded, and the fifth pin is connected to VEE, the seventh reference The pin is connected to the sixth pin of U1 through the resistor R9, and the eighth pin is connected to VCC;
  • the first pin of the multiplier U4 is connected to the eighth pin of U1
  • the third pin is connected to the seventh pin of U1
  • the second, fourth, and sixth pins are grounded
  • the fifth pin is connected to VEE, the seventh pin.
  • the HA and LA pins of the 0.5-order hybrid and chain fractional-order integral switching circuit U5 are connected to the operational amplifier U1.
  • 9-pin, D pin is connected to the 8th pin of the operational amplifier U1;
  • the HA and LA pins of the 0.5-order hybrid and chain fractional-order integral switching circuit U6 are connected to the sixth pin of the operational amplifier U1, and the D pin is connected to the seventh pin of the operational amplifier U1;
  • the HA and LA pins of the 0.5-stage hybrid and chain fractional integration switching circuit U7 are connected to the ninth pin of the operational amplifier U2, and the D pin is connected to the eighth pin of the operational amplifier U2.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Security & Cryptography (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Measurement Of Resistance Or Impedance (AREA)
  • Analogue/Digital Conversion (AREA)

Abstract

本发明提供一种0.5阶混合型与链式分数阶积分切换方法及电路,一种混合型0.5阶分数阶积分与一种0.5阶链式分数阶积分通过二选一模拟开关器进行选择控制输出,当模拟开关器的控制信号为高电平时,选择混合型0.5阶分数阶积分输出,当模拟开关器的控制信号为低电平时,选择链式分数阶积分输出,或是,当模拟开关器的控制信号为低电平时,选择混合型0.5阶分数阶积分输出,当模拟开关器的控制信号为高电平时,选择链式分数阶积分输出。本发明采用二选一的模拟开关,实现了0.5阶混合型分数阶积分电路和0.5阶链式分数阶积分电路的自动切换,使0.5阶分数阶积分电路用于保密通信中时,提高了0.5阶分数阶积分的复杂性,增加了破译的难度,有利于通信的安全性。

Description

一种0.5阶混合型与链式分数阶积分切换方法及电路 技术领域
本发明涉及一种0.5阶分数阶积分切换方法及电路,特别涉及一种0.5阶混合型与链式分数阶积分切换方法及电路。
背景技术
实现0.5阶分数阶积分电路的结构主要有混合型分数阶积分形式、链式分数阶积分形式和T型分数阶积分形式,这三种实现0.5阶分数阶积分电路的结构均有三部分电阻和电容组成,利用上述三种结构形式实现分数阶积分电路的方法和电路已有报道,但利用不同形式的0.5阶分数阶积分电路之间切换的方法来实现0.5阶分数阶积分电路还未见报道,本发明提供了一种实现0.5阶混合型与链式分数阶积分切换方法及电路。
发明内容
本发明要解决的技术问题是提供一种0.5阶混合型分数阶积分与链式分数阶积分切换方法及电路,本发明采用如下技术手段实现发明目的:
1、一种0.5阶混合型与链式分数阶积分切换方法,其特征是在于:一种混合型0.5阶分数阶积分与一种0.5阶链式分数阶积分通过二选一模拟开关器进行选择控制输出,当模拟开关器的控制信号为高电平时,选择混合型0.5阶分数阶积分输出,当模拟开关器的控制信号为低电平时,选择链式分数阶积分输出,或是,当模拟开关器的控制信号为低电平时,选择混合型0.5阶分数阶积分输出,当模拟开关器的控制信号为高电平时,选择链式分数阶积分输出。
2、一种0.5阶混合型与链式分数阶积分切换电路,其特征在于:所述一种0.5阶混合型与链式分数阶积分切换电路由0.5阶混合型分数阶积分电路和0.5阶链式分数阶积分电路及二选一模拟开关U0三部分组成,所述0.5阶混合型分数阶积分电路由六部分组成,其中电阻Rhx与电容Chx并联,形成第一部分,第一部分与电阻Rhy串联后再与电容Chy并联,形成第二部分,前两部分与电阻Rhz串联后再与电容Chz并联,形成第三部分,前三部分与电阻Rhw串联后再与电容Chw并联,形成第四部分,前四部分与电阻Rhu串联后再与电容Chu并联,形成第五部分,前五部分与电阻Rhv串联后再与电容Chv并联,形成第六部分,输出引脚HA接第一部分,输出引脚HB接第六部分;所述0.5阶链式分数阶积分电路由六部分组成,其中电阻RLx与电容CLx并联,形成第一部分,电阻RLy与电容CLy并联,形成第二部分,第二部分与第一部分进行串联,电阻RLz与电容CLz并联,形成第三部分,第三部分与前两部分进行串联,电阻RLw与电容CLw并联,形成第四部分,第四部分与前三部分进行串 联,电阻RLu与电容CLu并联,形成第五部分,第五部分与前四部分进行串联,电阻RLv与电容CLv并联,形成第六部分,第六部分与前五部分进行串联,电阻输出引脚LA接第一部分,输出引脚LB接第六部分;所述0.5阶混合型分数阶积分电路的输出引脚HB接所述二选一模拟开关U0的SB引脚,所述0.5阶链式分数阶积分电路的输出引脚LB接所述二选一模拟开关U0的SA引脚,所述二选一模拟开关U0的输出引脚D作为0.5阶混合型与链式分数阶积分切换电路的输出,二选一模拟开关U0的控制引脚IN作为0.5阶混合型与链式分数阶积分切换电路的控制,所述0.5阶混合型分数阶积分电路的输出引脚HA和所述0.5阶链式分数阶积分电路的输出引脚LA分别作为0.5阶混合型与链式分数阶积分切换电路的输入引脚,所述二选一模拟开关U0采用ADG884,所述电阻Rhx=4.045M,所述电位器Rhx1=5K,所述电阻Rhx2=2M、Rhx3=2M、Rhx4=20K、Rhx5=20K,所述电容Chx=9.7780uF,所述电容Chx1=4.7uF、Chx2=4.7uF、Chx3=330nF、Chx4=47nF;所述电阻Rhy=3.369M,所述电位器Rhy1=2.9K,所述电阻Rhy2=3.3M、Rhy3=51K、Rhy4=10K、Rhy5=5.1K,所述电容Chy=2.694uF,所述电容Chy1=2.2uF、Chy2=470nF、Chy3=22nF、Chy4=2.2nF;所述电阻Rhz=1.545M,所述电位器Rhz1=5K和所述电阻Rhz2=1M、Rhz3=500K、Rhz4=20K、Rhz5=20K,所述电容Chz=1.015uF,所述电容Chz1=1uF、Chz2=10nF、Chz3=4.7nF、Chz4=0.33nF;所述电阻Rhw=0.6346M,所述电位器Rhw1=4.6K和所述电阻Rhw2=500K、Rhw3=100K、Rhw4=20K、Rhw5=10K,所述电容Chw=0.4088uF,所述电容Chw1=330nF、Chw2=68nF、Chw3=10nF、Chw4悬空;所述电阻Rhu=0.2669M,所述电位器Rhu1=0.8K和所述电阻Rhu2=200K、Rhu3=51K、Rhu4=10K、Rhu5=5.1K,所述电容Chu=183.6nF,所述电容Chu1=100nF、Chu2=47nF、Chu3=22nF、Chu4=10nF;所述电阻Rhv=0.1398M,所述电位器Rhv1=4.7K和所述电阻Rhv2=100K、Rhv3=20K、Rhv4=10K、Rhv5=5.1K,所述电容Chv=63.1nF,所述电容Chv1=33nF、Chv2=22nF、Chv3=4.7nF、Chv4=3.3nF,所述电阻RLx=6.824M,所述电位器RLx1=5.1K和所述电阻RLx2=3.3M、RLx3=3.3M、RLx4=200K、RLx5=20K,所述电容CLx=9.246uF,所述电容CLx1=4.7uF、CLx2=2.2uF、CLx3=2.2uF、CLx4=100nF;所述电阻RLy=1.944M,所述电位器RLy1=1.5M和所述电阻RLy2=200K、RLy3=200K、RLy4=20K、RLy5=20K,所述电容CLy=5.145uF,所述电容CLy1=4.7uF、CLy2=330nF、CLy3=100nF、CLy4=10nF;所述电阻RLz=0.744M,所述电位器RLz1=5.1K和所述电阻RLz2=0.5M、RLz3=200K、RLz4=20K、RLz5=20K,所述电容CLz=2.129uF,所述电容CLz1=1uF、CLz2=1uF、CLz3=100nF、CLz4=33nF;所述电阻RLw=0.296M,所述电位器RLw1=5.1K和所述电阻RLw2=200K、RLw3=51K、RLw4=20K、RLw5=20K,所述电容 CLw=0.848uF,所述电容CLw1=470nF、CLw2=330nF、CLw3=47nF、CLw4悬空,所述电阻RLu=0.123M,所述电位器RLu1=100K和所述电阻RLu2=20K、RLu3=2K、RLu4=1K、RLu5=0K,所述电容CLu=0.324uF,所述电容CLu1=200nF、CLu2=100nF、CLu3=2.2nF、CLu4=2.2nF;所述电阻RLv=0.068M,所述电位器RLv1=5.1K和所述电阻RLv2=51K、RLv3=10K、RLv4=2K、RLv5=0K,所述电容CLv=0.925uF,所述电容CLv1=220nF、CLv2=220nF、CLv3=470nF、CLv4=10nF。
本发明的有益果是:采用二选一的模拟开关,实现了0.5阶混合型分数阶积分电路和0.5阶链式分数阶积分电路的自动切换,使0.5阶分数阶积分电路用于保密通信中时,提高了0.5阶分数阶积分的复杂性,增加了破译的难度,有利于通信的安全性。
附图说明
图1为本发明的混合型与链式分数阶积分切换电路内部实际连接图。
图2为本发明的混合型与链式分数阶积分切换电路0.5阶混合型积分电路实际连接图。
图3为本发明的混合型与链式分数阶积分切换电路0.5阶链式积分电路实际连接图。
图4为本发明的混合型与链式分数阶积分切换电路示意图。
图5为本发明优选实施例的电路连接结构示意图。
图6、图7和图8为本发明的电路实际连接图。
具体实施方式
下面结合附图和优选实施例对本发明作更进一步的详细描述,参见图1-图8。
1、一种0.5阶混合型与链式分数阶积分切换方法,其特征是在于:一种混合型0.5阶分数阶积分与一种0.5阶链式分数阶积分通过二选一模拟开关器进行选择控制输出,当模拟开关器的控制信号为高电平时,选择混合型0.5阶分数阶积分输出,当模拟开关器的控制信号为低电平时,选择链式分数阶积分输出,或是,当模拟开关器的控制信号为低电平时,选择混合型0.5阶分数阶积分输出,当模拟开关器的控制信号为高电平时,选择链式分数阶积分输出。
2、一种0.5阶混合型与链式分数阶积分切换电路,其特征在于:所述一种0.5阶混合型与链式分数阶积分切换电路由0.5阶混合型分数阶积分电路和0.5阶链式分数阶积分电路及二选一模拟开关U0三部分组成,所述0.5阶混合型分数阶积分电路由六部分组成,其中电阻Rhx与电容Chx并联,形成第一部分,第一部分与电阻Rhy串联后再与电容Chy并联,形成第二部分,前两部分与电阻Rhz串联后再与电容Chz并联,形成第三部分,前三部分与电阻Rhw串联后再与电容Chw并联,形成第四部分,前四部分与电阻Rhu串联后再与电容 Chu并联,形成第五部分,前五部分与电阻Rhv串联后再与电容Chv并联,形成第六部分,输出引脚HA接第一部分,输出引脚HB接第六部分;所述0.5阶链式分数阶积分电路由六部分组成,其中电阻RLx与电容CLx并联,形成第一部分,电阻RLy与电容CLy并联,形成第二部分,第二部分与第一部分进行串联,电阻RLz与电容CLz并联,形成第三部分,第三部分与前两部分进行串联,电阻RLw与电容CLw并联,形成第四部分,第四部分与前三部分进行串联,电阻RLu与电容CLu并联,形成第五部分,第五部分与前四部分进行串联,电阻RLv与电容CLv并联,形成第六部分,第六部分与前五部分进行串联,电阻输出引脚LA接第一部分,输出引脚LB接第六部分;所述0.5阶混合型分数阶积分电路的输出引脚HB接所述二选一模拟开关U0的SB引脚,所述0.5阶链式分数阶积分电路的输出引脚LB接所述二选一模拟开关U0的SA引脚,所述二选一模拟开关U0的输出引脚D作为0.5阶混合型与链式分数阶积分切换电路的输出,二选一模拟开关U0的控制引脚IN作为0.5阶混合型与链式分数阶积分切换电路的控制,所述0.5阶混合型分数阶积分电路的输出引脚HA和所述0.5阶链式分数阶积分电路的输出引脚LA分别作为0.5阶混合型与链式分数阶积分切换电路的输入引脚,所述二选一模拟开关U0采用ADG884,所述电阻Rhx=4.045M,所述电位器Rhx1=5K,所述电阻Rhx2=2M、Rhx3=2M、Rhx4=20K、Rhx5=20K,所述电容Chx=9.7780uF,所述电容Chx1=4.7uF、Chx2=4.7uF、Chx3=330nF、Chx4=47nF;所述电阻Rhy=3.369M,所述电位器Rhy1=2.9K,所述电阻Rhy2=3.3M、Rhy3=51K、Rhy4=10K、Rhy5=5.1K,所述电容Chy=2.694uF,所述电容Chy1=2.2uF、Chy2=470nF、Chy3=22nF、Chy4=2.2nF;所述电阻Rhz=1.545M,所述电位器Rhz1=5K和所述电阻Rhz2=1M、Rhz3=500K、Rhz4=20K、Rhz5=20K,所述电容Chz=1.015uF,所述电容Chz1=1uF、Chz2=10nF、Chz3=4.7nF、Chz4=0.33nF;所述电阻Rhw=0.6346M,所述电位器Rhw1=4.6K和所述电阻Rhw2=500K、Rhw3=100K、Rhw4=20K、Rhw5=10K,所述电容Chw=0.4088uF,所述电容Chw1=330nF、Chw2=68nF、Chw3=10nF、Chw4悬空;所述电阻Rhu=0.2669M,所述电位器Rhu1=0.8K和所述电阻Rhu2=200K、Rhu3=51K、Rhu4=10K、Rhu5=5.1K,所述电容Chu=183.6nF,所述电容Chu1=100nF、Chu2=47nF、Chu3=22nF、Chu4=10nF;所述电阻Rhv=0.1398M,所述电位器Rhv1=4.7K和所述电阻Rhv2=100K、Rhv3=20K、Rhv4=10K、Rhv5=5.1K,所述电容Chv=63.1nF,所述电容Chv1=33nF、Chv2=22nF、Chv3=4.7nF、Chv4=3.3nF,所述电阻RLx=6.824M,所述电位器RLx1=5.1K和所述电阻RLx2=3.3M、RLx3=3.3M、RLx4=200K、RLx5=20K,所述电容CLx=9.246uF,所述电容CLx1=4.7uF、CLx2=2.2uF、CLx3=2.2uF、CLx4=100nF;所述电阻RLy=1.944M,所述电位器RLy1=1.5M和所述电阻RLy2=200K、 RLy3=200K、RLy4=20K、RLy5=20K,所述电容CLy=5.145uF,所述电容CLy1=4.7uF、CLy2=330nF、CLy3=100nF、CLy4=10nF;所述电阻RLz=0.744M,所述电位器RLz1=5.1K和所述电阻RLz2=0.5M、RLz3=200K、RLz4=20K、RLz5=20K,所述电容CLz=2.129uF,所述电容CLz1=1uF、CLz2=1uF、CLz3=100nF、CLz4=33nF;所述电阻RLw=0.296M,所述电位器RLw1=5.1K和所述电阻RLw2=200K、RLw3=51K、RLw4=20K、RLw5=20K,所述电容CLw=0.848uF,所述电容CLw1=470nF、CLw2=330nF、CLw3=47nF、CLw4悬空,所述电阻RLu=0.123M,所述电位器RLu1=100K和所述电阻RLu2=20K、RLu3=2K、RLu4=1K、RLu5=0K,所述电容CLu=0.324uF,所述电容CLu1=200nF、CLu2=100nF、CLu3=2.2nF、CLu4=2.2nF;所述电阻RLv=0.068M,所述电位器RLv1=5.1K和所述电阻RLv2=51K、RLv3=10K、RLv4=2K、RLv5=0K,所述电容CLv=0.925uF,所述电容CLv1=220nF、CLv2=220nF、CLv3=470nF、CLv4=10nF。
3、基于0.5阶混合型与链式分数阶积分切换电路的Lorenz混沌系统电路,其特征在于:
(1)Lorenz混沌系统i为:
Figure PCTCN2015000751-appb-000001
(2)0.5阶Lorenz混沌系统ii为:
Figure PCTCN2015000751-appb-000002
(3)根据0.5阶Lorenz混沌系统ii构造模拟电路,利用运算放大器U1、运算放大器U2及电阻和0.5阶混合型与链式分数阶积分切换电路U5、0.5阶混合型与链式分数阶积分切换电路U6、0.5阶混合型与链式分数阶积分切换电路U7构成反相加法器和反相0.5阶积分器,利用乘法器U3和乘法器U4实现乘法运算,利用运算放大器U8实现比较器,所述运算放大器U1、运算放大器U2和运算放大器U8采用LF347N,所述乘法器U3和乘法器U4采用AD633JN;
所述运算放大器U1连接运算放大器U8、乘法器U3、乘法器U4和0.5阶混合型与链式 分数阶积分切换电路U5、0.5阶混合型与链式分数阶积分切换电路U6,所述运算放大器U2连接乘法器U3、乘法器U4和0.5阶混合型与链式分数阶积分切换电路U7,所述乘法器U3连接运算放大器U1,所述乘法器U4连接运算放大器U2,所述运算放大器U8连接0.5阶混合型与链式分数阶积分切换电路U5、0.5阶混合型与链式分数阶积分切换电路U6和0.5阶混合型与链式分数阶积分切换电路U7;
所述运算放大器U1的第1引脚通过电阻R7与U1的第6引脚相接,第2引脚通过电阻R6与第1引脚相接,第3、5、10、12引脚接地,第4引脚接VCC,第11引脚接VEE,第6引脚接0.5阶混合型与链式分数阶积分切换电路U6的HA引脚和LA引脚,第7引脚接输出y,通过电阻R1与第13引脚相接,通过电阻R8与第6引脚相接,接0.5阶混合型与链式分数阶积分切换电路U6的D引脚,接乘法器U4的第3引脚,第8引脚接输出x,通过电阻R4与第9引脚相接,通过电阻R5与第2引脚相接,接乘法器U3的第1引脚,接乘法器U4的第1引脚,接0.5阶混合型与链式分数阶积分切换电路U5的D引脚,第9引脚接0.5阶混合型与链式分数阶积分切换电路U5的HA引脚和LA引脚,第13引脚通过电阻R2与第14引脚相接,第14引脚通过电阻R3与第9引脚相接;
所述运算放大器U2的第1、2、6、7引脚悬空,第3、5、10、12引脚接地,第4引脚接VCC,第11引脚接VEE,第8引脚输出z,通过电阻R12与第9引脚相接,接乘法器U3的第3引脚,接0.5阶混合型与链式分数阶积分切换电路U7的D引脚,第9引脚接0.5阶混合型与链式分数阶积分切换电路U7的HA引脚和LA引脚,第13引脚通过电阻R10接第14引脚,第14引脚通过电阻R13接第9引脚;
所述运算放大器U8的第1引脚通过电阻R14接0.5阶混合型与链式分数阶积分切换电路U5的IN引脚,通过电阻R14和电阻R15接地,第2、6、9、12引脚接地,第4引脚接VCC,第11引脚接VEE,第7引脚通过电阻R16接0.5阶混合型与链式分数阶积分切换电路U6的IN引脚,通过电阻R16和电阻R17接地,第8引脚通过电阻R18接0.5阶混合型与链式分数阶积分切换电路U7的IN引脚,通过电阻R18和电阻R19接地,第13引脚和第14引脚悬空;
所述乘法器U3的第1引脚接U1的第8脚,第3引脚接U2的第8引脚,第2、4、6引脚均接地,第5引脚接VEE,第7引脚通过电阻R9接U1第6引脚,第8引脚接VCC;
所述乘法器U4的第1引脚接U1的第8脚,第3引脚接U1的第7脚,第2、4、6引脚均接地,第5引脚接VEE,第7引脚通过电阻R11接U2第13引脚,第8引脚接VCC。
所述0.5阶混合型与链式分数阶积分切换电路U5的HA和LA引脚接运算放大器U1的第 9引脚,D引脚接接运算放大器U1的第8引脚;
所述0.5阶混合型与链式分数阶积分切换电路U6的HA和LA引脚接运算放大器U1的第6引脚,D引脚接接运算放大器U1的第7引脚;
所述0.5阶混合型与链式分数阶积分切换电路U7的HA和LA引脚接运算放大器U2的第9引脚,D引脚接接运算放大器U2的第8引脚。
电路中电阻R1=R2=R3=R4=R6=R7=R10=R13=10kΩ,R5=3.57kΩ,R8=100kΩ,R9=R11=1kΩ,R12=35.71kΩ,R14=R16=R18=100KΩ,R15=R17=R19=80KΩ。
当然,上述说明并非对本发明的限制,本发明也不仅限于上述举例,本技术领域的普通技术人员在本发明的实质范围内所做出的变化、改型、添加或替换,也属于本发明的保护范围。

Claims (2)

  1. 一种0.5阶混合型与链式分数阶积分切换方法,其特征是在于:一种混合型0.5阶分数阶积分与一种0.5阶链式分数阶积分通过二选一模拟开关器进行选择控制输出,当模拟开关器的控制信号为高电平时,选择混合型0.5阶分数阶积分输出,当模拟开关器的控制信号为低电平时,选择链式分数阶积分输出,或是,当模拟开关器的控制信号为低电平时,选择混合型0.5阶分数阶积分输出,当模拟开关器的控制信号为高电平时,选择链式分数阶积分输出。
  2. 一种0.5阶混合型与链式分数阶积分切换电路,其特征在于:所述一种0.5阶混合型与链式分数阶积分切换电路由0.5阶混合型分数阶积分电路和0.5阶链式分数阶积分电路及二选一模拟开关U0三部分组成,所述0.5阶混合型分数阶积分电路由六部分组成,其中电阻Rhx与电容Chx并联,形成第一部分,第一部分与电阻Rhy串联后再与电容Chy并联,形成第二部分,前两部分与电阻Rhz串联后再与电容Chz并联,形成第三部分,前三部分与电阻Rhw串联后再与电容Chw并联,形成第四部分,前四部分与电阻Rhu串联后再与电容Chu并联,形成第五部分,前五部分与电阻Rhv串联后再与电容Chv并联,形成第六部分,输出引脚HA接第一部分,输出引脚HB接第六部分;所述0.5阶链式分数阶积分电路由六部分组成,其中电阻RLx与电容CLx并联,形成第一部分,电阻RLy与电容CLy并联,形成第二部分,第二部分与第一部分进行串联,电阻RLz与电容CLz并联,形成第三部分,第三部分与前两部分进行串联,电阻RLw与电容CLw并联,形成第四部分,第四部分与前三部分进行串联,电阻RLu与电容CLu并联,形成第五部分,第五部分与前四部分进行串联,电阻RLv与电容CLv并联,形成第六部分,第六部分与前五部分进行串联,电阻输出引脚LA接第一部分,输出引脚LB接第六部分;所述0.5阶混合型分数阶积分电路的输出引脚HB接所述二选一模拟开关U0的SB引脚,所述0.5阶链式分数阶积分电路的输出引脚LB接所述二选一模拟开关U0的SA引脚,所述二选一模拟开关U0的输出引脚D作为0.5阶混合型与链式分数阶积分切换电路的输出,二选一模拟开关U0的控制引脚IN作为0.5阶混合型与链式分数阶积分切换电路的控制,所述0.5阶混合型分数阶积分电路的输出引脚HA和所述0.5阶链式分数阶积分电路的输出引脚LA分别作为0.5阶混合型与链式分数阶积分切换电路的输入引脚,所述二选一模拟开关U0采用ADG884,所述电阻Rhx=4.045M,所述电位器Rhx1=5K,所述电阻Rhx2=2M、Rhx3=2M、Rhx4=20K、Rhx5=20K,所述电容Chx=9.7780uF,所述电容Chx1=4.7uF、Chx2=4.7uF、Chx3=330nF、Chx4=47nF;所述电阻Rhy=3.369M,所述电位器Rhy1=2.9K,所述电阻Rhy2=3.3M、Rhy3=51K、Rhy4=10K、Rhy5=5.1K,所述电容Chy=2.694uF,所述电容Chy1=2.2uF、Chy2=470nF、Chy3=22nF、Chy4=2.2nF;所述电阻 Rhz=1.545M,所述电位器Rhz1=5K和所述电阻Rhz2=1M、Rhz3=500K、Rhz4=20K、Rhz5=20K,所述电容Chz=1.015uF,所述电容Chz1=1uF、Chz2=10nF、Chz3=4.7nF、Chz4=0.33nF;所述电阻Rhw=0.6346M,所述电位器Rhw1=4.6K和所述电阻Rhw2=500K、Rhw3=100K、Rhw4=20K、Rhw5=10K,所述电容Chw=0.4088uF,所述电容Chw1=330nF、Chw2=68nF、Chw3=10nF、Chw4悬空;所述电阻Rhu=0.2669M,所述电位器Rhu1=0.8K和所述电阻Rhu2=200K、Rhu3=51K、Rhu4=10K、Rhu5=5.1K,所述电容Chu=183.6nF,所述电容Chu1=100nF、Chu2=47nF、Chu3=22nF、Chu4=10nF;所述电阻Rhv=0.1398M,所述电位器Rhv1=4.7K和所述电阻Rhv2=100K、Rhv3=20K、Rhv4=10K、Rhv5=5.1K,所述电容Chv=63.1nF,所述电容Chv1=33nF、Chv2=22nF、Chv3=4.7nF、Chv4=3.3nF,所述电阻RLx=6.824M,所述电位器RLx1=5.1K和所述电阻RLx2=3.3M、RLx3=3.3M、RLx4=200K、RLx5=20K,所述电容CLx=9.246uF,所述电容CLx1=4.7uF、CLx2=2.2uF、CLx3=2.2uF、CLx4=100nF;所述电阻RLy=1.944M,所述电位器RLy1=1.5M和所述电阻RLy2=200K、RLy3=200K、RLy4=20K、RLy5=20K,所述电容CLy=5.145uF,所述电容CLy1=4.7uF、CLy2=330nF、CLy3=100nF、CLy4=10nF;所述电阻RLz=0.744M,所述电位器RLz1=5.1K和所述电阻RLz2=0.5M、RLz3=200K、RLz4=20K、RLz5=20K,所述电容CLz=2.129uF,所述电容CLz1=1uF、CLz2=1uF、CLz3=100nF、CLz4=33nF;所述电阻RLw=0.296M,所述电位器RLw1=5.1K和所述电阻RLw2=200K、RLw3=51K、RLw4=20K、RLw5=20K,所述电容CLw=0.848uF,所述电容CLw1=470nF、CLw2=330nF、CLw3=47nF、CLw4悬空,所述电阻RLu=0.123M,所述电位器RLu1=100K和所述电阻RLu2=20K、RLu3=2K、RLu4=1K、RLu5=0K,所述电容CLu=0.324uF,所述电容CLu1=200nF、CLu2=100nF、CLu3=2.2nF、CLu4=2.2nF;所述电阻RLv=0.068M,所述电位器RLv1=5.1K和所述电阻RLv2=51K、RLv3=10K、RLv4=2K、RLv5=0K,所述电容CLv=0.925uF,所述电容CLv1=220nF、CLv2=220nF、CLv3=470nF、CLv4=10nF。
PCT/CN2015/000751 2015-08-19 2015-11-02 一种0.5阶混合型与链式分数阶积分切换方法及电路 WO2017027993A1 (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201510512614.2A CN105187189A (zh) 2015-08-19 2015-08-19 一种0.5阶混合型与链式分数阶积分切换方法及电路
CN201510512614.2 2015-08-19

Publications (1)

Publication Number Publication Date
WO2017027993A1 true WO2017027993A1 (zh) 2017-02-23

Family

ID=54909045

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2015/000751 WO2017027993A1 (zh) 2015-08-19 2015-11-02 一种0.5阶混合型与链式分数阶积分切换方法及电路

Country Status (2)

Country Link
CN (1) CN105187189A (zh)
WO (1) WO2017027993A1 (zh)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108183787A (zh) * 2018-03-20 2018-06-19 西北师范大学 一种综合混沌电路
CN112987081A (zh) * 2021-03-23 2021-06-18 重庆航天职业技术学院 单向耦合分数阶自持机电地震仪系统的模拟电路

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20120226724A1 (en) * 2011-03-01 2012-09-06 King Abdullah University of Science and Technology (KAUST) Fully digital chaotic differential equation-based systems and methods
CN102903282A (zh) * 2012-10-26 2013-01-30 玉林师范学院 整数阶分数阶多功能混沌实验仪
CN104378099A (zh) * 2014-11-11 2015-02-25 王忠林 基于混合型分数阶积分电路模块的0.5阶含y方Chen混沌系统电路实现
CN104468083A (zh) * 2014-12-14 2015-03-25 王春梅 基于T型分数阶积分电路模块的0.5阶含y方Liu混沌系统电路实现

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20120226724A1 (en) * 2011-03-01 2012-09-06 King Abdullah University of Science and Technology (KAUST) Fully digital chaotic differential equation-based systems and methods
CN102903282A (zh) * 2012-10-26 2013-01-30 玉林师范学院 整数阶分数阶多功能混沌实验仪
CN104378099A (zh) * 2014-11-11 2015-02-25 王忠林 基于混合型分数阶积分电路模块的0.5阶含y方Chen混沌系统电路实现
CN104468083A (zh) * 2014-12-14 2015-03-25 王春梅 基于T型分数阶积分电路模块的0.5阶含y方Liu混沌系统电路实现

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108183787A (zh) * 2018-03-20 2018-06-19 西北师范大学 一种综合混沌电路
CN108183787B (zh) * 2018-03-20 2021-08-17 西北师范大学 一种综合混沌电路
CN112987081A (zh) * 2021-03-23 2021-06-18 重庆航天职业技术学院 单向耦合分数阶自持机电地震仪系统的模拟电路
CN112987081B (zh) * 2021-03-23 2024-02-06 重庆航天职业技术学院 单向耦合分数阶自持机电地震仪系统的模拟电路

Also Published As

Publication number Publication date
CN105187189A (zh) 2015-12-23

Similar Documents

Publication Publication Date Title
WO2017027993A1 (zh) 一种0.5阶混合型与链式分数阶积分切换方法及电路
WO2016029618A1 (zh) 基于Rikitake系统的四维无平衡点超混沌系统及模拟电路
CN105553640B (zh) 基于Rikitake系统的无平衡点四维超混沌系统的构造方法
CN105490851A (zh) 一种网络流量的监测方法及装置
WO2015123803A1 (zh) 一种分数阶次不同的经典chen混沌切换系统方法及电路
Tiantian et al. Global stability analysis of a delayed SEIQR epidemic model with quarantine and latent
CN103944140B (zh) 交流输入过压保护电路
CN107609991A (zh) 一种基于物联网技术的城市环境管理用云数据平台
EP2378474A3 (en) Systems and methods for interface management
CN105334379A (zh) 一种电网电压采样输入电路
CN205176124U (zh) 电网电压采样输入电路
WO2017027992A1 (zh) 一种0.5阶链式与t型分数阶积分切换方法及电路
CN102521960A (zh) 一种基于智能园区的抄表方法、通信管理机和通信系统
CN205377890U (zh) 一种四维线平衡点混沌电路
CN204166775U (zh) 三阶买比乌斯带型细胞神经网络混沌电路
CN106027554A (zh) 一种黑客工具挖掘方法、装置及系统
CN205176125U (zh) 一种电网电压采样输入电路
CN204290998U (zh) 四阶六加三式八翼超混沌电路
WO2017027990A1 (zh) 一种0.2阶混合型与t型分数阶积分切换方法及电路
CN203490866U (zh) 大学数学用概率演示教具
CN204274411U (zh) 一种数字无创心功能检测仪用的定标装置
CN206807486U (zh) 可以资源共享的高效数据采集装置
CN205176117U (zh) 同步采样电路
CN106557155A (zh) 基于vr眼镜的虚拟现实感受系统
CN203490250U (zh) 用于大型旋转机械的加速度检测器

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 15901199

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 15901199

Country of ref document: EP

Kind code of ref document: A1