WO2017018706A1 - 커패서터 증착 장치와 이를 이용한 유전막 증착 방법 - Google Patents
커패서터 증착 장치와 이를 이용한 유전막 증착 방법 Download PDFInfo
- Publication number
- WO2017018706A1 WO2017018706A1 PCT/KR2016/007783 KR2016007783W WO2017018706A1 WO 2017018706 A1 WO2017018706 A1 WO 2017018706A1 KR 2016007783 W KR2016007783 W KR 2016007783W WO 2017018706 A1 WO2017018706 A1 WO 2017018706A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- dielectric layer
- dielectric
- chamber
- dielectric film
- film
- Prior art date
Links
- 239000003990 capacitor Substances 0.000 title claims abstract description 38
- 238000000151 deposition Methods 0.000 title claims description 33
- 230000008021 deposition Effects 0.000 title claims description 22
- 238000000034 method Methods 0.000 claims abstract description 58
- 239000000758 substrate Substances 0.000 claims abstract description 41
- 238000009832 plasma treatment Methods 0.000 claims description 26
- 239000000463 material Substances 0.000 claims description 19
- 238000005137 deposition process Methods 0.000 claims description 14
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 12
- -1 HfSiOx Chemical compound 0.000 claims description 10
- YBMRDBCBODYGJE-UHFFFAOYSA-N germanium dioxide Chemical compound O=[Ge]=O YBMRDBCBODYGJE-UHFFFAOYSA-N 0.000 claims description 10
- 229910052751 metal Inorganic materials 0.000 claims description 10
- 239000002184 metal Substances 0.000 claims description 10
- 229910018072 Al 2 O 3 Inorganic materials 0.000 claims description 5
- 229910005793 GeO 2 Inorganic materials 0.000 claims description 5
- 229910004298 SiO 2 Inorganic materials 0.000 claims description 5
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 claims description 5
- 229910000420 cerium oxide Inorganic materials 0.000 claims description 5
- 229940119177 germanium dioxide Drugs 0.000 claims description 5
- MRELNEQAGSRDBK-UHFFFAOYSA-N lanthanum(3+);oxygen(2-) Chemical compound [O-2].[O-2].[O-2].[La+3].[La+3] MRELNEQAGSRDBK-UHFFFAOYSA-N 0.000 claims description 5
- BMMGVYCKOGBVEV-UHFFFAOYSA-N oxo(oxoceriooxy)cerium Chemical compound [Ce]=O.O=[Ce]=O BMMGVYCKOGBVEV-UHFFFAOYSA-N 0.000 claims description 5
- SIWVEOZUMHYXCS-UHFFFAOYSA-N oxo(oxoyttriooxy)yttrium Chemical compound O=[Y]O[Y]=O SIWVEOZUMHYXCS-UHFFFAOYSA-N 0.000 claims description 5
- UFQXGXDIJMBKTC-UHFFFAOYSA-N oxostrontium Chemical compound [Sr]=O UFQXGXDIJMBKTC-UHFFFAOYSA-N 0.000 claims description 5
- BPUBBGLMJRNUCC-UHFFFAOYSA-N oxygen(2-);tantalum(5+) Chemical compound [O-2].[O-2].[O-2].[O-2].[O-2].[Ta+5].[Ta+5] BPUBBGLMJRNUCC-UHFFFAOYSA-N 0.000 claims description 5
- RVTZCBVAJQQJTK-UHFFFAOYSA-N oxygen(2-);zirconium(4+) Chemical compound [O-2].[O-2].[Zr+4] RVTZCBVAJQQJTK-UHFFFAOYSA-N 0.000 claims description 5
- 235000012239 silicon dioxide Nutrition 0.000 claims description 5
- 239000000377 silicon dioxide Substances 0.000 claims description 5
- 229910001928 zirconium oxide Inorganic materials 0.000 claims description 5
- 238000010438 heat treatment Methods 0.000 claims description 3
- 150000004767 nitrides Chemical class 0.000 claims description 3
- 239000013078 crystal Substances 0.000 claims description 2
- 239000004065 semiconductor Substances 0.000 abstract description 39
- 238000004519 manufacturing process Methods 0.000 abstract description 15
- 230000006866 deterioration Effects 0.000 abstract 1
- 230000002542 deteriorative effect Effects 0.000 description 7
- 230000015572 biosynthetic process Effects 0.000 description 6
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 5
- 230000015556 catabolic process Effects 0.000 description 4
- RKTYLMNFRDHKIL-UHFFFAOYSA-N copper;5,10,15,20-tetraphenylporphyrin-22,24-diide Chemical compound [Cu+2].C1=CC(C(=C2C=CC([N-]2)=C(C=2C=CC=CC=2)C=2C=CC(N=2)=C(C=2C=CC=CC=2)C2=CC=C3[N-]2)C=2C=CC=CC=2)=NC1=C3C1=CC=CC=C1 RKTYLMNFRDHKIL-UHFFFAOYSA-N 0.000 description 4
- 238000006731 degradation reaction Methods 0.000 description 4
- 238000004140 cleaning Methods 0.000 description 2
- 239000012535 impurity Substances 0.000 description 2
- 230000010354 integration Effects 0.000 description 2
- 239000002245 particle Substances 0.000 description 2
- 239000000126 substance Substances 0.000 description 2
- 230000002123 temporal effect Effects 0.000 description 2
- MYMOFIZGZYHOMD-UHFFFAOYSA-N Dioxygen Chemical compound O=O MYMOFIZGZYHOMD-UHFFFAOYSA-N 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 229910001882 dioxygen Inorganic materials 0.000 description 1
- 239000007789 gas Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N97/00—Electric solid-state thin-film or thick-film devices, not otherwise provided for
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/022—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being a laminate, i.e. composed of sublayers, e.g. stacks of alternating high-k metal oxides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
- H01L21/02299—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer pre-treatment
- H01L21/02312—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer pre-treatment treatment by exposure to a gas or vapour
- H01L21/02315—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer pre-treatment treatment by exposure to a gas or vapour treatment by exposure to a plasma
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
- H01L21/02318—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
- H01L21/02337—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment treatment by exposure to a gas or vapour
- H01L21/0234—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment treatment by exposure to a gas or vapour treatment by exposure to a plasma
Definitions
- An embodiment of the present invention relates to a capacitor deposition apparatus and a dielectric film deposition method using the same.
- the capacitance of the capacitor is defined as in Equation 1.
- Equation 1 ⁇ represents the dielectric constant of the dielectric film, A represents the area of the electrode, and t represents the thickness of the dielectric film.
- a material having a high dielectric constant should be used as a dielectric film, a thin dielectric film, or an area of an electrode should be increased.
- the capacity of the capacitor is increased by thinning the dielectric film or using a dielectric film having a high dielectric constant.
- the capacitor includes a first electrode, which is a lower electrode, a second electrode, which is an upper electrode, and a dielectric layer formed between the first and second electrodes.
- the first electrode, the dielectric film, and the second electrode are each formed in different chambers.
- the physical stress applied to the semiconductor substrate may increase, and thus, the quality of the dielectric film may be lowered.
- the present invention provides a capacitor deposition apparatus capable of preventing the surface of a dielectric film from deteriorating due to a vacuum break and a dielectric film deposition method using the same.
- the present invention provides a capacitor deposition apparatus and a dielectric film deposition method using the same, which can prevent the quality of the dielectric film from being lowered due to physical stress generated when the semiconductor substrate is unloaded and loaded.
- a capacitor deposition apparatus includes a first chamber for forming a first dielectric film, a second dielectric film, and a third dielectric film on a substrate on which an electrode is formed; A second chamber forming a metal film on the third dielectric film; And a third chamber connecting the first chamber and the second chamber in a vacuum state.
- a dielectric film deposition method includes a first step of forming a first dielectric film on a substrate on which an electrode is formed; Forming a second dielectric layer on the first dielectric layer; And a third step of forming a third dielectric layer on the second dielectric layer, wherein the first step, the second step, and the third step are performed in the same chamber.
- Dielectric film deposition method comprises a first step of forming a first dielectric film on a substrate on which an electrode is formed; Forming a second dielectric layer on the first dielectric layer; Forming a third dielectric layer on the second dielectric layer; And a fourth step of forming a metal film on the third dielectric film, wherein the first dielectric film, the second dielectric film, the third dielectric film, and the metal film are formed without being exposed to the atmosphere.
- the first step, the second step, and the third step is characterized in that the deposition process is carried out repeatedly.
- the first dielectric layer and the third dielectric layer may be formed of the same material.
- the first dielectric layer and the second dielectric layer may be formed of the same material.
- the second dielectric layer and the third dielectric layer may be formed of the same material.
- the first dielectric layer, the second dielectric layer, and the third dielectric layer may be formed by one of a thermal process, a high plasma power process, and a low plasma power process.
- the first dielectric film, the second dielectric film, and the third dielectric film may be formed by any one of an oxide film deposition process and a nitride film deposition process.
- the method may further include a plasma first step of performing plasma treatment on the second dielectric layer between the first step and the second step.
- the method may further include repeating the first step and the plasma first step.
- the method may further include repeating the second step and the plasma second step.
- the first dielectric layer, the second dielectric layer, and the third dielectric layer may have different crystal structures.
- the first chamber may be both a dielectric film deposition process and a plasma treatment process.
- Each of the first dielectric layer, the second dielectric layer, and the third dielectric layer may include silicon dioxide (SiO 2 ), a second dielectric layer (Al 2 O 3 ), germanium dioxide (GeO 2 ), strontium oxide (SrO), HfSiOx, Yttrium oxide (Y 2 O 3 ), zirconium oxide (ZrO 2 ), tantalum oxide (Ta 2 O 5 ), cerium oxide (CeO 2 ), lanthanum oxide (La 2 O 3 ), LaAlO 3 , NMD, titanium dioxide (TiO 2 ), and STO.
- the method may further include repeating the third step and the plasma third step.
- the first step and the third step are performed in the same chamber.
- a capacitor deposition apparatus in another embodiment, includes: a first chamber forming a first dielectric layer and a third dielectric layer on a substrate on which an electrode is formed; A second chamber forming a second dielectric layer between the first dielectric layer and the third dielectric layer; A third chamber forming a metal film on the third dielectric film; And a fourth chamber connecting the first chamber, the second chamber, and the third chamber in a vacuum state.
- the process temperature of the first chamber and the process temperature of the second chamber are different.
- the process temperature of the first chamber is 350 ° C
- the process temperature of the second chamber is characterized in that 410 ° C.
- the first dielectric film, the second dielectric film, the third dielectric film, and the metal film may be formed without being exposed to the atmosphere.
- Each of the first and second chambers may be a dielectric film deposition process and a plasma processing process.
- Each of the first dielectric layer, the second dielectric layer, and the third dielectric layer may include silicon dioxide (SiO 2 ), a second dielectric layer (Al 2 O 3 ), germanium dioxide (GeO 2 ), strontium oxide (SrO), HfSiOx, Yttrium oxide (Y 2 O 3 ), zirconium oxide (ZrO 2 ), tantalum oxide (Ta 2 O 5 ), cerium oxide (CeO 2 ), lanthanum oxide (La 2 O 3 ), LaAlO 3 , NMD, titanium dioxide (TiO 2 ), and STO.
- a vacuum break which is out of a vacuum state, may not exist between the forming of the third dielectric layer and the forming of the second electrode.
- the embodiment of the present invention can prevent the surface of the dielectric film from deteriorating due to a vacuum break. Therefore, in the embodiment of the present invention, since the interface characteristic between the third dielectric film and the second electrode can be prevented from being lowered, the capacity of the capacitor can be prevented from decreasing.
- embodiments of the present invention can prevent the surface of each of the first dielectric film, the second dielectric film, and the third dielectric film from deteriorating due to a vacuum break. Therefore, the embodiment of the present invention can prevent the interfacial characteristics between the first dielectric film and the second dielectric film, the second dielectric film and the third dielectric film, and the third dielectric film and the second electrode from being lowered, thereby reducing the capacitance of the capacitor. Can be prevented.
- the embodiment of the present invention forms the first dielectric film, the second dielectric film, and the third dielectric film in the same chamber, so that the semiconductor substrate is formed more than the first dielectric film, the second dielectric film, and the third dielectric film are formed in the respective chambers. You can reduce the number of unloads and loads. As a result, the embodiment of the present invention can prevent the quality of the dielectric film from being lowered due to the physical stress generated when unloading and loading the semiconductor substrate.
- an embodiment of the present invention forms the first dielectric film, the second dielectric film, and the third dielectric film in the same chamber, wherein the second dielectric film is formed at the first temperature, not the second temperature.
- the second dielectric film is preferably formed at the second temperature, but is formed at the first temperature, and thus, the second dielectric film 132 is used to compensate for the temperature energy corresponding to the difference between the first and second temperatures.
- Plasma treatment In particular, in the embodiment of the present invention, when oxygen gas is supplied to the second dielectric layer 132 and the plasma treatment is performed, the interface between the second dielectric layer 132 and the temperature energy may be compensated for.
- an embodiment of the present invention processes the N 2 plasma on the surface of the first electrode in the semiconductor substrate on which the first electrode is formed.
- the embodiment of the present invention can improve the interface of the surface of the first electrode, thereby improving the interface characteristics between the first electrode and the first dielectric film.
- FIG. 1 is a cross-sectional view showing a capacitor of a semiconductor device according to an embodiment of the present invention.
- FIG. 2 is a flow chart showing a method of manufacturing a high dielectric constant capacitor according to an embodiment of the present invention.
- Figure 3 is an exemplary view showing deposition equipment for manufacturing by a high dielectric constant capacitor manufacturing method according to an embodiment of the present invention.
- FIG. 4 is a flowchart illustrating a method of manufacturing a capacitor having a high dielectric constant according to another embodiment of the present invention.
- Figure 5 is an exemplary view showing the deposition equipment for manufacturing by a high dielectric constant capacitor manufacturing method according to another embodiment of the present invention.
- temporal after-term relationship for example, if the temporal after-term relationship is described as 'after', 'following', 'after', 'before', or the like, 'directly' or 'direct' This may include cases that are not continuous unless used.
- the first, second, etc. are used to describe various components, but these components are not limited by these terms. These terms are only used to distinguish one component from another. Therefore, the first component mentioned below may be a second component within the technical spirit of the present invention.
- each of the various embodiments of the invention may be combined or combined with one another, in whole or in part, and various interlocking and driving technically may be possible, and each of the embodiments may be independently implemented with respect to each other or may be implemented in association with each other. It may be.
- a capacitor 100 of a semiconductor device includes a first electrode 110, a second electrode 120, and a dielectric film 130.
- the first electrode 110 may be a lower electrode, and the second electrode 120 may be an upper electrode.
- the first and second electrodes 110 and 120 may be electrodes patterned in a predetermined pattern, respectively.
- the first and second electrodes 110 and 120 may be made of titanium nitride (TiN), but is not limited thereto.
- the dielectric layer 130 may include a plurality of High-K dielectric layers.
- the dielectric layer 130 may include first to third dielectric layers 131, 132, and 133 as shown in FIG. 1.
- the present invention is not limited thereto. That is, the first and second dielectric layers may be formed of the same High-K A material, the third dielectric layer may be formed of the High-K B material, and the second and third dielectric layers may be formed of the same High-K A material, and the first dielectric layer may be formed of High. It may also be formed of a -K B material.
- Each of the High-K A and High-K B materials is silicon dioxide (SiO 2 ), second dielectric film (Al 2 O 3 ), germanium dioxide (GeO 2 ), strontium oxide (SrO), HfSiOx, yttrium oxide (Y 2 O 3 ), zirconium oxide (ZrO 2 ), tantalum oxide (Ta 2 O 5 ), cerium oxide (CeO 2 ), lanthanum oxide (La 2 O 3 ), LaAlO 3 , NMD, titanium dioxide (TiO 2 ), and STO It may be any one of. That is, the first to third dielectric layers 131, 132, and 133 may be formed by an oxide film deposition process or a nitride film deposition process.
- the first dielectric layer 131 is formed on the first electrode 110.
- the first dielectric layer 131 has a thickness of about 60 GPa and may be formed as a tetragonal crystalline layer.
- the second dielectric layer 132 is formed on the first dielectric layer 131.
- the second dielectric layer 132 may have a thickness of about 5 to about 8 ⁇ s.
- the third dielectric layer 133 is formed on the second dielectric layer 132.
- the third dielectric layer 133 may have a thickness of approximately 20 to 30 ⁇ m and may be formed as an amorphous layer.
- the capacitor 100 has a high dielectric constant (dielectric constant), and according to this embodiment of the present invention can increase the capacity of the capacitor 100.
- the first dielectric layer 131 may be formed by heat treatment at a predetermined temperature
- the second dielectric layer 132 may be formed by first plasma treatment at a predetermined temperature
- the third dielectric layer 133 may be formed at a predetermined temperature.
- the first dielectric layer 131 may be formed by heat treatment at a predetermined temperature
- the second dielectric layer 132 may be formed by second plasma treatment at a predetermined temperature
- the third dielectric layer 133 may be formed by a predetermined temperature. It may be formed while the first plasma treatment at a temperature of.
- the second plasma treatment represents a treatment with a higher plasma power than the first plasma treatment.
- the plasma power may vary the density of the dielectric film and the impurity content. Differences in the current leakage characteristics of the dielectric film may occur due to the difference in density of the dielectric film and the degree of crystallinity according to the impurity content.
- first to third dielectric layers 131, 132, and 133 may be repeatedly deposited.
- one or more of the first to third dielectric layers 131, 132, and 133 may be repeatedly deposited.
- FIG. 2 is a flowchart illustrating a method of manufacturing a high dielectric constant capacitor according to an embodiment of the present invention.
- Figure 3 is an exemplary view showing the deposition equipment for manufacturing by a high dielectric constant capacitor manufacturing method according to an embodiment of the present invention.
- the second deposition apparatus 200 may include first and second chambers 210 and 220, a third chamber (transfer chamber 240) corresponding to a transfer chamber, and a fourth chamber 230. Include.
- the first chamber 210 is a chamber for forming the first and third dielectric layers 131 and 133. Since the first and third dielectric layers 131 and 133 are made of the same material, they may be formed in the first chamber 210 which is the same chamber.
- the second chamber 220 is a chamber for forming the second dielectric layer 132.
- the first to second chambers 210 and 220 may be chambers capable of performing a dielectric film deposition process and a plasma processing process.
- the third chamber transfers the semiconductor substrate to the first, second and fourth chambers 210, 220, 230, and the first, second and fourth chambers 210, 220, 230.
- the fourth chamber 230 is a chamber for forming the second electrode 120.
- the first to fourth chambers 210, 220, 230, 240 are in a vacuum state.
- the third chamber 240 will be referred to as a transfer chamber.
- the first and third dielectric layers are formed of the same High-K A material and the second dielectric layer is formed of the High-K B material.
- the first electrode 110 is formed on a semiconductor substrate in a vacuum state by using the first deposition equipment.
- the first electrode 110 may be made of titanium nitride (TiN), but is not limited thereto.
- the semiconductor substrate on which the first electrode 110 is formed is preferably wet-cleaned to remove foreign substances such as particles.
- the semiconductor substrate on which the first electrode 110 is formed is preferably treated with N 2 plasma to improve the interface of the surface of the first electrode 110 after wet cleaning.
- N 2 plasma is treated to improve the interface of the surface of the first electrode 110, an interface property between the first electrode 110 and the first dielectric layer 131 may be improved.
- the semiconductor substrate on which the first electrode 110 is formed is transferred to the first chamber 210 of the second deposition equipment 200 as in 1 of FIG. 3 to form the first dielectric layer 131.
- the first dielectric layer 131 is formed on the first electrode 110 in the first chamber 210 in a vacuum state.
- the first dielectric layer 131 may have a thickness of about 60 GPa and may be a tetragonal crystalline layer, but is not limited thereto.
- the first dielectric layer 131 may be formed at a first temperature, for example, a high temperature of about 350 ° C.
- the first dielectric layer 131 may be repeatedly deposited.
- a plasma first step of performing plasma treatment while the first dielectric layer 131 is deposited or after the first dielectric layer 131 is deposited may be included between steps S102 and S103.
- the first dielectric layer 131 may be deposited and the first dielectric layer 131 may be repeatedly plasma-processed to form the first dielectric layer 131.
- the semiconductor substrate on which the first dielectric layer 131 is formed is transferred from the first chamber 210 to the second chamber 220 as shown in FIG. 3 to form the second dielectric layer 132.
- the semiconductor substrate on which the first dielectric layer 131 is formed is transferred from the first chamber 210 to the second chamber 220 through the transfer chamber 240.
- the transfer chamber 240 since the transfer chamber 240 is in a vacuum state, the semiconductor substrate on which the first dielectric layer 131 is formed may be removed from the first chamber (vaccum break) in a state in which the first dielectric layer 131 is separated from the vacuum state.
- the second chamber 220 may be transferred to the second chamber 220.
- the second dielectric layer 132 is formed on the first dielectric layer 131 in the second chamber 220 in a vacuum state.
- the second dielectric layer 132 may have a thickness of about 5 to about 8 ⁇ s.
- the second dielectric layer 132 may be formed at a second temperature higher than the first temperature, for example, a high temperature of approximately 450 ° C.
- the second dielectric layer 132 may be repeatedly deposited.
- the second dielectric layer 132 may be formed at a first temperature. Since the second dielectric layer 132 is preferably formed at a second temperature, for example, approximately 450 ° C., when the second dielectric layer 132 is formed at the first temperature, compensation of temperature energy corresponding to the difference between the first and second temperatures is required. In order to compensate for the temperature energy corresponding to the difference between the second temperature and the first temperature, the plasma second step of performing plasma treatment while the second dielectric layer 132 is deposited or after the second dielectric layer 132 is deposited is performed. It may be included between the step and the S104 step. Conventionally, the formation of the second dielectric film 132 and the plasma treatment are performed in different chambers.
- the embodiment of the present invention integrates the first chamber 310 to perform the plasma treatment process as well as the formation of the second dielectric film 132.
- the second dielectric layer 132 may be formed and the plasma treatment may be performed.
- the first chamber 310 may compensate for the temperature energy by treating the plasma for about 20 to 300 seconds with an RF power of 1 kw when forming the second dielectric layer 132.
- the temperature energy can be compensated for by adjusting the RF power.
- the second dielectric layer 132 may be formed by repeatedly depositing the second dielectric layer 132 and performing plasma treatment on the second dielectric layer 132. (S103 in Fig. 2)
- the semiconductor substrate on which the second dielectric layer 132 is formed is transferred from the second chamber 220 to the first chamber 210 again as shown in FIG. 3 to form the third dielectric layer 133.
- the semiconductor substrate on which the second dielectric layer 132 is formed is transferred from the second chamber 220 to the first chamber 210 through the transfer chamber 240.
- the transfer chamber 240 since the transfer chamber 240 is in a vacuum state, the semiconductor substrate on which the second dielectric layer 133 is formed may be separated from the second chamber (vaccum break) in a state in which the second dielectric layer 133 is separated from the vacuum state. 220 may be transferred to the first chamber 210.
- the third dielectric layer 133 is formed on the second dielectric layer 132 in the first chamber 210 in a vacuum state.
- the third dielectric layer 133 may have a thickness of about 20 ⁇ 30 ⁇ m and may be an amorphous layer, but is not limited thereto.
- the third dielectric layer 133 may be formed at a first temperature, for example, a high temperature of about 350 ° C.
- the third dielectric layer 133 may be repeatedly deposited.
- a plasma third step of performing plasma treatment while the third dielectric film 133 is deposited or after the third dielectric film 133 is deposited may be included between steps S104 and S105.
- the third dielectric layer 133 may be deposited and the third dielectric layer 133 may be repeatedly plasma treated to form the third dielectric layer 133. (S104 in Fig. 2)
- the semiconductor substrate on which the third dielectric layer 133 is formed is transferred from the first chamber 210 to the fourth chamber 230 as shown in 4 of FIG. 3 to form the second electrode 120.
- the semiconductor substrate on which the third dielectric layer 133 is formed is transferred from the first chamber 210 to the fourth chamber 230 through the transfer chamber 240.
- the transfer chamber 240 since the transfer chamber 240 is in a vacuum state, the semiconductor substrate on which the third dielectric layer 133 is formed may be separated from the vacuum state in a first chamber (vaccum break). It may be transferred from the 210 to the fourth chamber 230.
- the second electrode 120 is formed on the third dielectric layer 133 in the fourth chamber 230 in a vacuum state.
- the second electrode 120 may be made of titanium nitride (TiN), but is not limited thereto.
- TiN titanium nitride
- the semiconductor substrate on which the second electrode 120 is formed is transferred from the fourth chamber 230 to the transfer device as shown in 5 of FIG. 3. (S105 of FIG. 2)
- an embodiment of the present invention includes first, second and fourth chambers 210, 220, and 230 and a third chamber (transfer chamber 240) in a vacuum state.
- the first dielectric film 131, the second dielectric film 132, the third dielectric film 133, and the second electrode 120 are formed in the second deposition equipment 200. Therefore, in the exemplary embodiment of the present invention, the first dielectric layer 131, the second dielectric layer 132, the third dielectric layer 133, and the second electrode 120 are formed while being separated from the vacuum state. There is no vacuum break. That is, the first to third dielectric layers 131, 132, and 133 may be formed without being exposed to the atmosphere during the process.
- the first dielectric layer 131, the second dielectric layer 132, and the third dielectric layer 133 may be prevented from being degraded by being exposed to the atmosphere, the first dielectric layer 131 and the first dielectric layer 131 may be prevented from deteriorating. Degradation of the interface characteristics between the second dielectric film 132 and the third dielectric film 133 can be prevented.
- the first dielectric film 131, the second dielectric film 132, and the first dielectric film 131, the second dielectric film 132, and the third dielectric film 133 may prevent the degradation of the interfacial properties between the third dielectric film 133.
- the thickness of each of the three dielectric layers 133 was formed to be thick, and as a result, as described in Equation 1, the capacitance of the capacitor 100 was reduced.
- the first dielectric layer 131 and the first dielectric layer 131 may be prevented. Since the thicknesses of each of the second dielectric layer 132 and the third dielectric layer 133 may be thinner than those of the related art, a problem of reducing the capacitance of the capacitor 100 may be solved.
- 4 is a flowchart illustrating a method of manufacturing a capacitor having a high dielectric constant according to another embodiment of the present invention.
- 5 is an exemplary view showing deposition equipment for manufacturing by a high-k dielectric capacitor manufacturing method according to another embodiment of the present invention.
- the second deposition apparatus 300 includes a first chamber 310, a second chamber 320, and a third chamber (transfer chamber 340).
- the first chamber 310 is a chamber for forming the first and third dielectric layers 131 and 133 and the second dielectric layer 132. That is, the first and third dielectric layers 131 and 133 and the second dielectric layer 132 may be formed in the first chamber 310 which is the same chamber.
- the first chamber 310 may be a chamber capable of performing a dielectric film deposition process and a plasma processing process.
- the second chamber 320 is a chamber for forming the second electrode 120.
- the third chamber is a chamber for transferring the semiconductor substrate to the first and second chambers 310 and 320 and connecting the first and second chambers 310 and 320 in a vacuum state. .
- the first to third chambers 310, 320, 340 are in a vacuum state.
- the third chamber 340 will be referred to as a transfer chamber.
- the first and third dielectric layers are formed of the same High-K A material and the second dielectric layer is formed of the High-K B material.
- the first electrode 110 is formed on a semiconductor substrate in a vacuum state by using the first deposition equipment.
- the first electrode 110 may be made of titanium nitride (TiN), but is not limited thereto.
- the semiconductor substrate on which the first electrode 110 is formed is preferably wet-cleaned to remove foreign substances such as particles.
- the semiconductor substrate on which the first electrode 110 is formed is preferably treated with N 2 plasma to improve the interface of the surface of the first electrode 110 after wet cleaning.
- N 2 plasma is treated to improve the interface of the surface of the first electrode 110, an interface property between the first electrode 110 and the first dielectric layer 131 may be improved.
- the semiconductor substrate on which the first electrode 110 is formed is transferred to the first chamber 310 of the second deposition apparatus 300 to form the first dielectric layer 131 as shown in FIG. 5.
- the first dielectric layer 131, the second dielectric layer 132, and the third dielectric layer 133 are sequentially disposed on the first electrode 110 in the first chamber 310 in a vacuum state.
- the first to third dielectric layers 131, 132, and 133 may be formed without being exposed to the atmosphere during the process.
- a first dielectric layer 131 is formed on the first electrode 110.
- the first dielectric layer 131 may have a thickness of about 60 GPa and may be a tetragonal crystalline layer, but is not limited thereto.
- the first dielectric layer 131 may be formed at a first temperature, for example, a high temperature of about 300 ° C.
- the first dielectric layer 131 may be repeatedly deposited.
- plasma treatment may be performed while the first dielectric layer 131 is deposited or after the first dielectric layer 131 is deposited.
- the first dielectric layer 131 may be deposited and the first dielectric layer 131 may be repeatedly plasma-processed to form the first dielectric layer 131.
- a second dielectric layer 132 is formed on the first dielectric layer 131.
- the second dielectric layer 132 may have a thickness of about 5 ⁇ 8 ⁇ m, but is not limited thereto.
- the second dielectric layer 132 may be formed at a first temperature, for example, a high temperature of about 300 ° C. FIG.
- the second dielectric layer 132 is preferably formed at a second temperature, for example, approximately 400 ° C., when the second dielectric layer 132 is formed at the first temperature, compensation of temperature energy corresponding to the difference between the first and second temperatures is required. Do.
- an embodiment of the present invention forms an oxygen-containing gas (O 2 ) after forming the second dielectric film 132 in the first chamber 310. It can supply and plasma-process. Conventionally, the formation of the second dielectric layer 132 and the plasma treatment are performed in different chambers. However, the present invention integrates the first chamber 310 to perform the plasma treatment process as well as the formation of the second dielectric layer 132.
- both the process of forming the second dielectric layer 132 and the process of plasma treatment may be performed.
- the first chamber 310 may compensate for the temperature energy by treating the plasma for about 20 to 300 seconds with an RF power of 1 kw when forming the second dielectric layer 132.
- the temperature energy can be compensated for by adjusting the RF power.
- the second dielectric layer 132 may be repeatedly deposited.
- the second dielectric layer 132 may be repeatedly deposited at a first temperature and the plasma treatment of the second dielectric layer 132 may be repeated to deposit the second dielectric layer 132. It may be formed.
- the third dielectric layer 133 may have a thickness of about 20 ⁇ 30 ⁇ m and may be an amorphous layer, but is not limited thereto.
- the third dielectric layer 133 may be repeatedly deposited.
- plasma treatment may be performed while the third dielectric layer 133 is deposited or after the third dielectric layer 133 is deposited.
- the third dielectric layer 133 may be deposited and the third dielectric layer 133 may be repeatedly plasma treated to form the third dielectric layer 133. (S202 of FIG. 4)
- the semiconductor substrate on which the first dielectric layer 131, the second dielectric layer 132, and the third dielectric layer 133 are formed may be formed in the first chamber as shown in 2 of FIG. 5 to form the second electrode 120.
- it is transferred to the second chamber 320.
- the semiconductor substrate on which the first dielectric layer 131, the second dielectric layer 132, and the third dielectric layer 133 are formed may be formed in the second chamber 320 in the first chamber 310 through the transfer chamber 340. Is transferred to.
- the transfer chamber 340 is in a vacuum state
- the semiconductor substrate on which the first dielectric layer 131, the second dielectric layer 132, and the third dielectric layer 133 are formed is in a vacuum state.
- the first chamber 310 may be transferred from the first chamber 310 to the second chamber 320 without a vacuum break in a separated state.
- the second electrode 120 is formed on the third dielectric layer 133 in the second chamber 320 in a vacuum state.
- the second electrode 120 may be made of titanium nitride (TiN), but is not limited thereto.
- the semiconductor substrate on which the second electrode 120 is formed is transferred from the second chamber 320 to the transfer device as shown in FIG. 5. (S203 of Fig. 4)
- the embodiment of the present invention may include a second deposition apparatus including first and second chambers 310 and 320 and a third chamber (transfer chamber 340) in a vacuum state.
- a first dielectric layer 131, a second dielectric layer 132, a third dielectric layer 133, and a second electrode 120 are formed. Therefore, in the exemplary embodiment of the present invention, the first dielectric layer 131, the second dielectric layer 132, the third dielectric layer 133, and the second electrode 120 are formed while being separated from the vacuum state. There is no vacuum break. That is, the first to third dielectric layers 131, 132, and 133 may be formed without being exposed to the atmosphere during the process.
- the first dielectric layer 131, the second dielectric layer 132, and the third dielectric layer 133 may be prevented from being degraded by being exposed to the atmosphere, the first dielectric layer 131 and the first dielectric layer 131 may be prevented from deteriorating. Degradation of the interface characteristics between the second dielectric film 132 and the third dielectric film 133 can be prevented.
- the first dielectric film 131, the second dielectric film 132, and the first dielectric film 131, the second dielectric film 132, and the third dielectric film 133 may prevent the degradation of the interfacial properties between the third dielectric film 133.
- the thickness of each of the three dielectric layers 133 was formed to be thick, and as a result, as described in Equation 1, the capacitance of the capacitor 100 was reduced.
- the first dielectric layer 131 and the first dielectric layer 131 may be prevented. Since the thicknesses of each of the second dielectric layer 132 and the third dielectric layer 133 may be thinner than those of the related art, a problem of reducing the capacitance of the capacitor 100 may be solved.
- the first dielectric layer 131, the second dielectric layer 132, and the third dielectric layer 133 are formed in the same chamber as the first chamber 310, the first dielectric layer 131, The number of times of unloading and loading the semiconductor substrate may be reduced than when the second dielectric layer 132 and the third dielectric layer 133 are formed in the respective chambers. As a result, the embodiment of the present invention can prevent the quality of the dielectric film from being lowered due to the physical stress generated when unloading and loading the semiconductor substrate.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Semiconductor Memories (AREA)
Abstract
Description
Claims (26)
- 전극이 형성된 기판 상에 제1 유전막, 제2 유전막, 및 제3 유전막을 형성하는 제1 챔버;상기 제3 유전막 상에 금속막을 형성하는 제2 챔버; 및상기 제1 챔버와 상기 제2 챔버를 진공 상태로 연결하는 제3 챔버를 포함하는 커패시터 증착 장치.
- 전극이 형성된 기판 상에 제1 유전막을 형성하는 제1 단계;상기 제1 유전막 상부에 제2 유전막을 형성하는 제2 단계; 및상기 제2 유전막 상부에 제3 유전막을 형성하는 제3 단계를 포함하며,상기 제1 단계, 상기 제2 단계, 및 상기 제3 단계는 동일 챔버에서 진행되는 유전막 증착방법.
- 전극이 형성된 기판 상에 제1 유전막을 형성하는 제1 단계;상기 제1 유전막 상부에 제2 유전막을 형성하는 제2 단계;상기 제2 유전막 상부에 제3 유전막을 형성하는 제3 단계; 및상기 제3 유전막 상부에 금속막을 형성하는 제4 단계를 포함하고,상기 제1 유전막, 상기 제2 유전막, 상기 제3 유전막, 및 상기 금속막은 대기에 노출되지 않고 형성되는 유전막 증착 방법.
- 제 3 항에 있어서,상기 제1 단계, 상기 제2 단계, 및 상기 제3 단계는 반복적으로 증착 공정이 진행되는 유전막 증착 방법.
- 제 3 항에 있어서,상기 제1 유전막과 상기 제3 유전막은 동일한 물질로 형성되는 것을 특징으로 하는 유전막 증착 방법.
- 제 3 항에 있어서,상기 제1 유전막과 상기 제2 유전막은 동일한 물질로 형성되는 것을 특징으로 하는 유전막 증착 방법.
- 제 3 항에 있어서,상기 제2 유전막과 상기 제3 유전막은 동일한 물질로 형성되는 것을 특징으로 하는 유전막 증착 방법.
- 제 3 항에 있어서,상기 제1 유전막, 상기 제2 유전막, 및 상기 제3 유전막 각각은 열 처리 공정, 제1 플라즈마 처리 공정, 및 상기 제1 플라즈마 처리보다 높은 플라즈마 파워로 처리하는 제2 플라즈마 처리 공정 중 어느 하나의 공정으로 형성되는 유전막 증착 방법.
- 제 3 항에 있어서,상기 제1 유전막, 상기 제2 유전막, 및 상기 제3 유전막은 산화막 증착 공정과 질화막 증착 공정 중 어느 하나의 공정으로 형성되는 유전막 증착 방법.
- 제 3 항에 있어서,상기 제1 단계와 상기 제2 단계 사이에는 상기 제1 유전막을 플라즈마 처리하는 플라즈마 제1 단계를 더 포함하는 유전막 증착 방법.
- 제 3 항에 있어서,상기 제2 단계와 상기 제3 단계 사이에는 상기 제2 유전막을 플라즈마 처리하는 플라즈마 제2 단계를 더 포함하는 유전막 증착 방법.
- 제 10 항에 있어서,상기 제1 단계와 상기 플라즈마 제1 단계를 반복하는 단계를 더 포함하는 유전막 증착 방법.
- 제 11 항에 있어서,상기 제2 단계와 상기 플라즈마 제2 단계를 반복하는 단계를 더 포함하는 유전막 증착 방법.
- 제 3 항에 있어서,상기 제1 유전막, 상기 제2 유전막, 및 상기 제3 유전막은 결정 구조가 서로 다른 것을 특징으로 하는 유전막 증착 방법.
- 제 14 항에 있어서,상기 제1 유전막, 상기 제2 유전막, 및 상기 제3 유전막 중 하나 이상의 막을 반복하여 증착하는 것을 특징으로 하는 유전막 증착 방법.
- 제 1 항에 있어서,상기 제1 챔버는 유전막 증착 공정과 플라즈마 처리 공정이 모두 가능한 것을 특징으로 하는 커패시터 증착 장치.
- 제 2 항 또는 제 3 항에 있어서,상기 제1 유전막, 상기 제2 유전막, 및 상기 제3 유전막 각각은,이산화 규소(SiO2), 제2 유전막(Al2O3), 이산화 게르마늄(GeO2), 산화 스트론튬(SrO), HfSiOx, 산화 이트륨(Y2O3), 산화 지르코늄(ZrO2), 산화 탄탈륨(Ta2O5), 산화 세륨(CeO2), 산화 란탄(La2O3), LaAlO3, NMD, 이산화 티타늄(TiO2), 및 STO 중에 하나의 물질로 형성되는 것을 특징으로 하는 유전막 증착 방법.
- 제 3 항에 있어서,상기 제3 단계와 상기 제4 단계 사이에는 상기 제3 유전막을 플라즈마 처리하는 플라즈마 제3 단계를 더 포함하는 유전막 증착 방법.
- 제 18 항에 있어서,상기 제3 단계와 상기 플라즈마 제3 단계를 반복하는 단계를 더 포함하는 유전막 증착 방법.
- 제 3 항에 있어서,상기 제1 단계와 상기 제3 단계는 동일 챔버에서 진행되는 유전막 증착방법.
- 전극이 형성된 기판 상에 제1 유전막과 제3 유전막을 형성하는 제1 챔버;상기 제1 유전막과 상기 제3 유전막 사이의 제2 유전막을 형성하는 제2 챔버;상기 제3 유전막 상에 금속막을 형성하는 제3 챔버; 및상기 제1 챔버, 상기 제2 챔버, 및 상기 제3 챔버를 진공 상태로 연결하는 제4 챔버를 포함하는 커패시터 증착 장치.
- 제 21 항에 있어서,상기 제1 챔버의 공정 온도와 상기 제2 챔버의 공정 온도는 서로 다른 것을 특징으로 하는 커패시터 증착 장치.
- 제 22 항에 있어서,상기 제1 챔버의 공정 온도는 350℃이고, 상기 제2 챔버의 공정 온도는 410℃인 것을 특징으로 하는 커패시터 증착 장치.
- 제 21 항에 있어서,상기 제1 유전막, 상기 제2 유전막, 상기 제3 유전막, 및 상기 금속막은 대기에 노출되지 않고 형성되는 것을 특징으로 하는 커패시터 증착 장치.
- 제 21 항에 있어서,상기 제1 및 제2 챔버들 각각은 유전막 증착 공정과 플라즈마 처리 공정이 모두 가능한 것을 특징으로 하는 커패시터 증착 장치.
- 제 1 항 또는 제 21 항에 있어서,상기 제1 유전막, 상기 제2 유전막, 및 상기 제3 유전막 각각은,이산화 규소(SiO2), 제2 유전막(Al2O3), 이산화 게르마늄(GeO2), 산화 스트론튬(SrO), HfSiOx, 산화 이트륨(Y2O3), 산화 지르코늄(ZrO2), 산화 탄탈륨(Ta2O5), 산화 세륨(CeO2), 산화 란탄(La2O3), LaAlO3, NMD, 이산화 티타늄(TiO2), 및 STO 중에 하나의 물질로 형성되는 것을 특징으로 하는 커패시터 증착 장치.
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/748,649 US20180226468A1 (en) | 2015-07-27 | 2016-07-18 | Capacitor deposition apparatus and deposition method of dielectric film using same |
JP2018504180A JP2018533838A (ja) | 2015-07-27 | 2016-07-18 | キャパシタ堆積装置及びこれを用いた誘電体膜の堆積方法 |
CN201680049494.XA CN108028254A (zh) | 2015-07-27 | 2016-07-18 | 电容器沉积装置及使用该电容器沉积装置的介电薄膜的沉积方法 |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR20150106099 | 2015-07-27 | ||
KR10-2015-0106099 | 2015-07-27 | ||
KR1020150155265A KR102422761B1 (ko) | 2015-07-27 | 2015-11-05 | 커패서터 증착 장치와 이를 이용한 유전막 증착 방법 |
KR10-2015-0155265 | 2015-11-05 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2017018706A1 true WO2017018706A1 (ko) | 2017-02-02 |
Family
ID=57884691
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/KR2016/007783 WO2017018706A1 (ko) | 2015-07-27 | 2016-07-18 | 커패서터 증착 장치와 이를 이용한 유전막 증착 방법 |
Country Status (1)
Country | Link |
---|---|
WO (1) | WO2017018706A1 (ko) |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20020035080A (ko) * | 2002-04-19 | 2002-05-09 | 윤종용 | 반도체 소자의 커패시터 형성방법 |
KR20050019159A (ko) * | 2003-08-18 | 2005-03-03 | 주성엔지니어링(주) | 고유전 절연막을 갖는 커패시터 제조방법 및 그에 의한커패시터 |
KR100648860B1 (ko) * | 2005-09-08 | 2006-11-24 | 주식회사 하이닉스반도체 | 유전막 및 그 형성방법과, 상기 유전막을 구비한 반도체메모리 소자 및 그 제조방법 |
US20070099438A1 (en) * | 2005-10-28 | 2007-05-03 | Applied Materials, Inc. | Thin film deposition |
KR20090022332A (ko) * | 2007-08-30 | 2009-03-04 | 주식회사 하이닉스반도체 | 스트론튬과 티타늄이 함유된 유전막을 구비하는 캐패시터및 그 제조 방법 |
-
2016
- 2016-07-18 WO PCT/KR2016/007783 patent/WO2017018706A1/ko active Application Filing
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20020035080A (ko) * | 2002-04-19 | 2002-05-09 | 윤종용 | 반도체 소자의 커패시터 형성방법 |
KR20050019159A (ko) * | 2003-08-18 | 2005-03-03 | 주성엔지니어링(주) | 고유전 절연막을 갖는 커패시터 제조방법 및 그에 의한커패시터 |
KR100648860B1 (ko) * | 2005-09-08 | 2006-11-24 | 주식회사 하이닉스반도체 | 유전막 및 그 형성방법과, 상기 유전막을 구비한 반도체메모리 소자 및 그 제조방법 |
US20070099438A1 (en) * | 2005-10-28 | 2007-05-03 | Applied Materials, Inc. | Thin film deposition |
KR20090022332A (ko) * | 2007-08-30 | 2009-03-04 | 주식회사 하이닉스반도체 | 스트론튬과 티타늄이 함유된 유전막을 구비하는 캐패시터및 그 제조 방법 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2012018210A2 (ko) | 사이클릭 박막 증착 방법 | |
WO2021096326A1 (ko) | 표면 보호 물질을 이용한 박막 형성 방법 | |
WO2010101423A2 (ko) | 리프트 핀 및 이를 포함하는 웨이퍼 처리 장치 | |
JP2002314072A (ja) | 高誘電体薄膜を備えた半導体装置及びその製造方法並びに誘電体膜の成膜装置 | |
WO2010038954A2 (ko) | 투명 도전막 및 이를 구비한 투명 전극 | |
WO2016122081A1 (ko) | 금속 칼코게나이드 박막의 제조 방법 | |
WO2012018211A2 (ko) | 사이클릭 박막 증착 방법 | |
WO2019004589A1 (ko) | 질화 알루미늄 소결체 및 이를 포함하는 반도체 제조 장치용 부재 | |
WO2013032260A9 (ko) | 정전 척 | |
WO2016153172A1 (ko) | 높은 전계 효과 이동도를 가지는 basno3 박막 트랜지스터 및 그의 제조 방법 | |
WO2020138975A1 (ko) | 메모리 소자 및 그 제조 방법 | |
WO2019022402A2 (ko) | 리튬 전극의 제조방법 | |
KR102422761B1 (ko) | 커패서터 증착 장치와 이를 이용한 유전막 증착 방법 | |
WO2013122311A1 (ko) | 기판 처리 모듈 및 이를 포함하는 기판 처리 장치 | |
WO2017018706A1 (ko) | 커패서터 증착 장치와 이를 이용한 유전막 증착 방법 | |
WO2019156489A1 (ko) | 챔버 세정 장치 및 챔버 세정 방법 | |
WO2019124736A1 (ko) | 반도체 기판의 건식 세정을 위한 플라즈마 장치 | |
WO2010082605A1 (ja) | キャパシタ及びキャパシタの製造方法 | |
WO2023146248A1 (ko) | 박막 제조방법 및 박막 | |
WO2022245021A1 (ko) | 박막 증착 방법 | |
KR20090019131A (ko) | 반도체 메모리 소자의 유전체막 형성 방법 | |
WO2021112471A1 (ko) | 전극 형성 방법 | |
WO2024058520A1 (ko) | 강유전성 커패시터 및 강유전성 커패시터 제조방법 | |
WO2023096022A1 (ko) | 바나듐 산화물 박막 및 이의 제조방법 | |
WO2022220450A1 (ko) | 문턱 전압이 제어된 반도체 소자 및 그 제조방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 16830739 Country of ref document: EP Kind code of ref document: A1 |
|
ENP | Entry into the national phase |
Ref document number: 2018504180 Country of ref document: JP Kind code of ref document: A |
|
WWE | Wipo information: entry into national phase |
Ref document number: 15748649 Country of ref document: US |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 16830739 Country of ref document: EP Kind code of ref document: A1 |