WO2017001008A1 - Circuit récepteur ofdm - Google Patents

Circuit récepteur ofdm Download PDF

Info

Publication number
WO2017001008A1
WO2017001008A1 PCT/EP2015/064991 EP2015064991W WO2017001008A1 WO 2017001008 A1 WO2017001008 A1 WO 2017001008A1 EP 2015064991 W EP2015064991 W EP 2015064991W WO 2017001008 A1 WO2017001008 A1 WO 2017001008A1
Authority
WO
WIPO (PCT)
Prior art keywords
sub
adc
digital output
output signal
signal
Prior art date
Application number
PCT/EP2015/064991
Other languages
English (en)
Inventor
Lars SUNDSTRÖM
Martin Andersson
Original Assignee
Telefonaktiebolaget Lm Ericsson (Publ)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Telefonaktiebolaget Lm Ericsson (Publ) filed Critical Telefonaktiebolaget Lm Ericsson (Publ)
Priority to PCT/EP2015/064991 priority Critical patent/WO2017001008A1/fr
Publication of WO2017001008A1 publication Critical patent/WO2017001008A1/fr

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/10—Calibration or testing
    • H03M1/1009—Calibration
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/12—Analogue/digital converters
    • H03M1/1205—Multiplexed conversion systems
    • H03M1/121—Interleaved, i.e. using multiple converters or converter parts for one channel
    • H03M1/1215—Interleaved, i.e. using multiple converters or converter parts for one channel using time-division multiplexing

Definitions

  • the present invention relates to an orthogonal frequency-division multiplexing (OFDM) receiver circuit.
  • Wireless communication technologies continue to evolve to meet the demand for increased data throughput. This is addressed on many levels with different approaches including higher order modulation, MIMO, scheduling, increased bandwidth, and so on.
  • higher frequencies than commonly used today, and mmW frequencies in particular have attracted a lot of interest as there are larger blocks of continuous spectra available, spanning up to several GHz.
  • a mmW-based air interface is considered to be one important component of a forthcoming 5G standard.
  • ADC analog-to-digital converters
  • TI time-interleaved
  • a basic TI-ADC comprises M sub- ADCs, each operating at the same clock frequency f s but at different phases of that same clock so as to effectively yield a conversion rate of M x f s when the outputs of the sub- ADCs are recombined.
  • the sub- ADCs are typically implemented as SAR (Successive Approximation Register) or pipeline ADCs or hybrids of those schemes.
  • the individual sub- ADCs cannot normally be designed to operate accurately and/or power efficient at the conversion rate of M x f s , but the time interleaving enables operation for the TI-ADC as a whole at this aggregated conversion rate M x f s .
  • SFDR spurious-free dynamic range
  • US 2008/0158029 Al discloses a technique for reducing errors in a TI-ADC (or, with the terminology used in that document, a PTIC (parallel, time-interleaved analog-to-digital converter)) consisting of M ADCs involves sampling an input signal with the TI-ADC and performing M different DFTs, one for each ADC. Elements of the M DFTs are grouped together according to bin number. If all elements corresponding to the same bin number exceed a predetermined threshold, the elements are multiplied by correction matrices to yield corrected DFT terms for a reconstructed power spectrum. If they do not exceed the threshold, DFT elements are processed to produce uncorrected DFT terms for the reconstructed power spectrum. The reconstructed power spectrum is then transformed back to the time domain as a digital time-domain output signal.
  • a PTIC parallel, time-interleaved analog-to-digital converter
  • ADCs can be beneficially implemented as TI-ADCs with integrated frequency transformation, resulting in a frequency domain-output signal.
  • an OFDM receiver circuit comprising a receiver front-end circuit configured to frequency downconvert and filter a received signal comprising received data and output an analog signal in the time domain.
  • the receiver circuit comprises a conversion circuit configured to generate a digital output signal in the frequency-domain based on said analog signal in the time domain.
  • the conversion circuit comprises a plurality of signal processing sub branches. Each signal processing sub branch comprises a sub analog-to-digital converter (ADC) arranged to convert the analog signal to a digital output signal of the sub ADC (ADC m), wherein said digital output signal of the sub ADC (ADC m) is in the discrete time domain.
  • ADC sub analog-to-digital converter
  • each signal processing sub branch comprises a sub transform unit arranged to convert the digital output signal of the sub ADC to a digital output signal of the sub transform unit, wherein said digital output signal of the sub transform unit is in the discrete frequency domain.
  • the signal processing sub branches are arranged to operate in a time-interleaved manner such that, in operation, when each signal processing sub branch operates at a first sample rate, the overall sample rate of the conversion circuit is higher than said first sample rate.
  • the conversion circuit comprises a combiner unit arranged to combine the digital output signals from the sub transform units in the signal processing sub branches to form the digital output signal of the conversion circuit.
  • the receiver circuit comprises circuitry configured to process the digital output signal of the conversion circuit to recover the received data.
  • each sub transform unit comprises a sub discrete Fourier transform (DFT) arranged to apply a DFT operation on the digital output signal of the sub ADC in the same signal processing sub branch to generate a signal, in the following labeled DFT signal, of the sub transform unit.
  • the DFT signal of each sub transform unit may be the digital output signal of that sub transform unit.
  • the combiner unit may be adapted to upsample the digital output signal of each sub transform unit by generating a series of phase- rotated spectral replicas thereof, prior to combining them.
  • each sub transform unit may comprise an upsampler unit adapted to generate the digital output signal of the sub transform unit as a series of phase-rotated spectral replicas of the DFT signal of the sub transform unit to match the overall sample rate of the conversion circuit in each of the signal processing sub branches.
  • the analog signal may be a complex signal having an in-phase (I) component and a quadrature-phase (Q) component.
  • the sub ADC in each signal processing sub branch is a complex sub ADC, comprising a first real ADC arranged to convert the I component of the analog input signal of the conversion circuit to a first real digital output signal of the sub ADC, and a second real ADC arranged to convert the Q component of the analog input signal of the conversion circuit to a second real digital output signal of the sub ADC.
  • Said first and second real digital output signals of the sub ADC together forms the digital output signal of the sub ADC as a complex digital output signal.
  • the sub transform unit in each signal processing sub branch comprises a first real sub transform unit arranged to operate on the first real digital output signal of the sub ADC to generate a first complex digital output signal component of the sub transform unit and a second real sub transform unit arranged to operate on the second real digital output signal of the sub ADC to generate a second complex digital output signal component of the sub transform unit, wherein said first and second complex output signal components together forms the digital output signal of the sub transform unit.
  • the sub transform unit in each signal processing sub branch is a complex sub transform unit arranged to operate on the complex digital output signal of the sub ADC to generate the digital output signal of the sub transform unit as a complex digital output signal.
  • the combiner unit may be adapted to detect a mismatch between signal processing sub branches and compensate for the mismatch in the discrete frequency domain.
  • the combiner unit may be adapted to detect and compensate for the mismatch in a limited portion of an overall frequency band of the conversion circuit.
  • the limited portion may correspond to subcarriers of a received OFDM symbol that are allocated to the receiver circuit.
  • each subcarrier of a received OFDM symbol is represented with a sample of the output signal of the conversion circuit.
  • a communication apparatus comprising the receiver circuit according to the first aspect.
  • the communication apparatus is a base station for a wireless communication network.
  • the communication apparatus is a wireless terminal for a wireless communication network.
  • Fig. 1 illustrates a communication system
  • Fig. 2 is a block diagram of a communication apparatus.
  • Fig. 3 is a block diagram of a conversion circuit.
  • Figs. 4-5 show block diagrams of sub branches of a conversion circuit.
  • Figs. 6-7 show block diagrams of sub branches of a conversion circuit.
  • Figs. 8 shows a flow chart for gain mismatch estimation.
  • Fig. 1 illustrates a communication environment where embodiments of the present 5 invention may be employed.
  • a wireless terminal 1, in Fig. 1 illustrated as a mobile phone is in wireless communication with a base station 2 in a wireless communication network.
  • the wireless communication network may e.g. be a cellular communication network.
  • embodiments of the present invention are also applicable in other types of wireless communication networks, such as a wireless local area network (WLAN) or a peer-to-peer 10 network.
  • WLAN wireless local area network
  • peer-to-peer 10 network a peer-to-peer 10 network.
  • the wireless terminal 1 is often referred to as a user equipment
  • the base station 2 may be any type of base station, such as an eNodeB, a macro base station, a pico base station, or a femto base station of a cellular communication network, or an access point (AP) or the like in a WLAN.
  • eNodeB a NodeB
  • AP access point
  • the wireless terminal 1 and the base station 2 are examples of apparatuses which are generically referred to herein as communication apparatuses. Embodiments of the present
  • wireline communication apparatuses such as a cable modem or the like.
  • Fig. 2 is a simplified block diagram of the wireless terminal 1 according to some embodiments. Embodiments of the base station 2, or any other communication apparatus, may be depicted in the same way.
  • the wireless terminal 1 comprises a transmitter circuit
  • the 25 10 connected to an antenna 15. It also comprises a receiver circuit 20 connected to the antenna 15. Although a single antenna 15 is shown in Fig. 2, multiple antennas can be used in some embodiments. For instance, the receiver circuit 20 and the transmitter circuit 10 may be connected to different antennas.
  • the receiver circuit 20 comprises a receiver front-end circuit 30 configured to frequency
  • the receiver circuit 20 comprises a conversion circuit 40 configured to generate a digital output signal, in the following referred to as Y[q] or Z[q], in the discrete frequency-domain based on the said analog signal s(t) .
  • the notation Z[q] is used in the description of embodiments where compensation of mismatch between signal processing sub branches of the conversion circuit 40, whereas the notation Y[q] is used in the description of embodiments without such mismatch compensation.
  • the receiver circuit 20 comprises circuitry 50, such as a digital signal processing (DSP) circuit 50, configured to process the digital output signal of the conversion circuit 40 to recover the received data.
  • DSP digital signal processing
  • this type of receiver circuit 20 is particularly useful for orthogonal frequency-division multiplexing (OFDM) applications, where the data recovery is done in the frequency domain.
  • OFDM orthogonal frequency-division multiplexing
  • FFT fast Fourier transform
  • DFT discrete Fourier transform
  • each sub-carrier of the OFDM symbol may be represented as a separate sample from the output of conversion unit 40 and thus no further demodulation is required. Furthermore with frequency domain representation synchronous with OFDM symbols being received enables on a per sub-carrier basis compensation of errors introduced by the conversion circuit 40.
  • Fig. 3 is a block diagram of the conversion circuit 40 according to some embodiments.
  • the conversion circuit 40 comprises a plurality of signal processing sub branches b_m, with the integer index m ranging from 1 to some integer M.
  • the word "sub" is used herein in connection with different units to indicate that there are several such units in the circuit that are arranged to operate on different signals.
  • Each signal processing sub branch b_m comprises a sub analog-to-digital converter (ADC) ADC m arranged to convert the analog signal s(t) to a digital output signal of the sub ADC ADC m.
  • the digital output signal of ADC m is in the discrete time domain.
  • ADC m may be any suitable type of ADC.
  • Each signal processing sub branch b_m comprises a sub transform unit TRANS m arranged to convert the digital output signal of ADC m to a digital output signal of the sub transform unit TRANS m.
  • the digital output signal of the sub transform unit TRANS m is in the discrete frequency domain.
  • Various embodiments of the sub transform unit TRANS m are described below with reference to Figs. 4 and 5.
  • the signal processing sub branches b_m are arranged to operate in a time-interleaved manner such that, in operation, when each signal processing sub branch b_m operates at a first sample rate, the overall sample rate of the conversion circuit is higher than said first sample rate. For instance, if the first sample rate is denoted f s and there are M signal processing sub branches, the overall sample rate would be M ⁇ f s . This is similar to a time-interleaved ADC. In Fig. 3, this is schematically illustrated with a circulating switch delivering the signal s (t) to the different signal processing sub branches b_m in consecutive order.
  • the signal processing sub branches b_m would typically all be connected to receive the signal s(t), and the sampling clock signals to the sub ADCs ADC m would typically be skewed in time in order to obtain the time interleaving, as in a regular time- interleaved ADC.
  • the conversion circuit 40 further comprises a combiner unit 100.
  • the combiner unit 100 is arranged to combine the digital output signals from the sub transform units TRANS m in the signal processing sub branches b_m to form the digital output signal Y[q] or Z[q] of the conversion circuit 40.
  • the combination of the signals from the different signal processing sub branches b_m is done in the frequency domain.
  • This is in contrast with conventional time-interleaved ADCs, wherein the combination of output signals from sub ADCs is normally done in the time domain.
  • One benefit of this, as hinted above, is that no additional FFT circuit is required in OFDM applications, or similar applications where a frequency-domain representation of the signal is needed.
  • compensation of mismatch between the signal processing sub branches becomes comparably simpler when the combination is done in the frequency domain rather than in the time domain. This is further elaborated on in this text.
  • each sub transform unit TRANS m comprises a sub DFT unit, labeled DFT m in the figures, arranged to apply a DFT operation on the digital output signal of the sub ADC ADC m in the same signal processing sub branch b_m to generate a signal, in the following labeled "DFT signal", of the sub transform unit TRANS m.
  • DFT discrete Fourier transform
  • the individual signal processing sub branches b_m operate at a sampling rate that is lower than the overall sampling rate of the conversion circuit 40, the individual DFT signal output from the sub DFT units DFT_m have fewer samples than the digital output signal Y[q] or Z[q] of the conversion circuit 40 per DFT frame.
  • the DFT signals are therefore subject to an upsampling operation before they are combined to form the digital output signal Y[q] or Z[q]of the conversion circuit 40.
  • This upsampling operation may e.g. either be performed within the signal processing sub branches b_m, or within the combiner unit 40.
  • this upsampling operation comprises generating a series of phase rotated spectral replicas of the DFT signal of each sub transform unit TRANS m.
  • the DFT signal of each sub transform unit TRANS m is the digital output signal of that sub transform unit. This is illustrated in Fig. 4.
  • the combiner unit 100 may be adapted to upsample the digital output signal of each sub transform unit TRANS m by generating a series of phase-rotated spectral replicas thereof, prior to combining them.
  • each sub transform unit TRANS m comprises an upsampler unit UP m adapted to generate the digital output signal of the sub transform unit as a series of phase-rotated spectral replicas of the DFT signal of the sub transform unit
  • Each sub DFT unit takes L samples (in the time domain) to generate a frame of the corresponding DFT signal of the same length, namely L samples, or points, (but in the frequency domain).
  • L samples or points
  • M ⁇ L samples are obtained in the overall conversion circuit 40, i.e. in all of the signal processing sub branches b_m together.
  • a corresponding frame size of the digital output signal Y[q] or Z[q]of the conversion circuit is M ⁇ L samples, or points (again in the frequency domain), which corresponds to an M ⁇ L-point DFT.
  • q is generally used as a frequency bin index for the M ⁇ L point frequency domain signals
  • k is generally used as a frequency bin index for the L point frequency domain signals.
  • an upsampler unit UP m The purpose of an upsampler unit UP m is twofold; to up-sample the sub DFT sample rate by a factor M and to phase rotate the spectrum so as to compensate for the specific clock phase being used by the associated sub- ADC ADC m. Upsampling with a factor M in the time-domain can be carried out using an -fold rate expander configured to insert M— 1 zeroes between adjacent low rate samples to give the higher rate samples.
  • the upsampler unit UP m operates in the frequency domain with the output from the corresponding sub DFT unit DFT m. With X m [k] (k E ⁇ 0, ... , L — 1 ⁇ ) being the output of sub DFT unit DFT m the output of the upsampler unit UP m, Y m [q] (q E ⁇ 0, ... , LM— 1 ⁇ ), becomes
  • the receiver frontend 30 may be arranged to generate the analog signal s(t) in quadrature, such that s(t) is a complex signal having an in-phase (I) component and a quadrature-phase (Q) component.
  • Various alternatives are possible for the implementation of the signal processing sub branches b_m for such a complex signal s(t). Some embodiments are illustrated in Figs. 6 and 7.
  • the sub ADC ADC m in each signal processing sub branch b_m is a complex sub ADC comprising a first real ADC ADC-I_m and a second real ADC ADC-Q_m.
  • ADC-I_m is arranged to convert the I component of the analog input signal s(t) of the conversion circuit 40 to a first real digital output signal of the sub ADC ADC m.
  • ADC-Q_m is arranged to convert the Q component of the analog input signal s (t) of the conversion circuit 40 to a second real digital output signal of the sub ADC ADC m.
  • the first and second real digital output signals of the sub ADC ADC m together forms the digital output signal of the sub ADC ADC m as a complex digital output signal.
  • the first digital output signal is an I component
  • the second digital output signal is a Q component of the complex digital output signal.
  • Fig. 6 illustrates embodiments where the sub transform unit TRANS m partitioned into separate real sub transform units.
  • the sub transform unit TRANS m comprises a first real sub transform unit TRANS-I_m and a second real sub transform unit TRANS-Q_m.
  • TRANS-I_m is arranged to operate on the first real digital output signal of the sub ADC (ADC m) to generate a first complex digital output signal component of the sub transform unit TRANS m.
  • TRANS-Q_m arranged to operate on the second real digital output signal of the sub ADC ADC m to generate a second complex digital output signal component of the sub transform unit TRANS m.
  • the first and second complex output signal components together forms the digital output signal of the sub transform unit TRANS_m.
  • real indicates that TRANS-I_m and
  • TRANS-Q_m are arranged to operate on real- valued input signals, but that their respective digital output signals are complex valued.
  • the combiner unit 100 may be implemented to first combine the output signals from the first real sub transform units TRANS-I_m in all signal processing sub branches b_l-b_ to form a first combined signal Yj [q], and to combine the output signals from the second real sub transform units TRANS- Q_m in all signal processing sub branches b_l-b_ to form a second combined signal Y Q [q] , which are then combined to form the digital output signal Y[q] of the conversion circuit, e.g. as
  • Each of TRANS-I_m and TRANS-Q_m may comprise a DFT unit, as in the illustration of TRANS m in Figs. 4 and 5.
  • each of TRANS-I_m and TRANS-Q_m comprises an upsampling unit, as in the illustration of TRANS m in Fig. 5.
  • the sub transform unit TRANS m may be
  • DFT m may in these embodiments be implemented as a complex DFT unit arranged to operate on a complex-valued input signal.
  • the combiner unit 100 may be adapted to detect a mismatch between signal processing sub branches b_m and compensate for the mismatch in the discrete frequency domain.
  • This correction is performed on the upsampled version of the output signals from the sub DFT units DFT m, regardless of whether the upsampling is performed by an upsampling unit UP m, or by the combiner unit 100. Both gain and phase mismatches can be compensated for by multiplication of this upsampled signal with a complex- valued compensation signal.
  • the frequency domain representation of sub- ADC signals is advantageous over the time-domain representation as mismatch effects in gain, phase, and timing and even in an arbitrary transfer function could all be combined into a single complex multiplication per bin in the upsampled signal. Even the phase rotation in the upsampler can be incorporated here. This is not the case for a time domain based solution.
  • G m [q] includes a first compensation factor (1 + Ag m ) representing the compensation
  • the upsampler factors can be pre-computed and that the gain error and timing error factors can be combined to a single complex factor (per frequency bin) after they have been determined.
  • this compensation can be performed by a multiplication with a complex number that corrects the amplitude and the phase for that sample.
  • the computational complexity of performing such compensation in the frequency domain is lower than performing it in the time domain as in a conventional TI-ADC, which in turn facilitates implementing the compensation with a processing circuit with relatively small circuit area and/or relatively low power consumption. For example, if the correction was done in the time domain with an FIR (finite- length impulse response) filter, each time domain sample would have to be multiplied with several (e.g. in the order of 10 or so) filter coefficients, compared with a single complex multiplication per sample, or bin, in the frequency domain.
  • FIR finite- length impulse response
  • DC offset can be readily estimated when there is no input signal as any deviation from zero at the output of respective sub ADC ADC m would be a direct measure of the DC offset d m for said respective sub ADC ADC m. If the DC offset would be compensated for in time domain the estimated DC offset d m have to be subtracted from every sample of the sub ADC ADC m output. If, on the other hand, the DC offset is compensated for in frequency domain the estimated DC offset d m would only have to be subtracted from DC bin of the sub transform unit TRANS m output to generate a DC compensated sub transform unit TRANS m output:
  • Xm.dc would then replace X m in any of the other equations or expression provided herein in order to achieve DC-compensated signals.
  • the inventors have realized that error compensation in frequency domain provides further advantages when used in conjunction with communication systems based on OFDM .
  • 3GPP (3 rd generation partnership project) LTE (long-term evolution) systems, or other systems that apply orthogonal frequency-division multiple access (OFDMA) only a limited subset of the sub carriers of the down-link OFDM signal are often allocated to a particular wireless terminal.
  • OFDMMA orthogonal frequency-division multiple access
  • the inventors have realized that e.g. in such situations, there is no need for mismatch compensation in the whole frequency band, since parts of the frequency band that do not carry information directed towards the receiver circuit 20 need not be considered when recovering the information.
  • the combiner unit 100 is adapted to detect and compensate for the mismatch in a limited portion of an overall frequency band of the conversion circuit 40. This further reduces the
  • the limited portion correspond to subcarriers of a received OFDM symbol that are allocated to the receiver circuit 20.
  • the limited portion may consist of the frequency bins representing the subcarriers allocated to the receiver circuit 20.
  • Information regarding which subcarriers are allocated to the receiver circuit 20 may e.g. be provided in control information included in a previously received OFDM symbol.
  • Gain mismatch between sub-branches b in may readily be estimated based on comparing total power between different sub ADC outputs as they should, over time, be equal.
  • the power of the sub ADC outputs can be determined in the time domain, based on the time- domain output signals from the sub ADCs, or in the frequency domain, based on the frequency domain output signals of the sub transform units or sub DFT units. For example, an average power level from all sub ADCs within one conversion circuit is calculated and then g m is calculated for each sub ADC to reach the mean power level. If sub DFT frames are too short then power should be estimated over a number of sub DFT frames to ensure sufficient accuracy.
  • the process outlined above is illustrated with a flowchart in Fig. 8.
  • step 500 a number of samples, such as a frame of data with M ⁇ L samples, are captured by the conversion circuit.
  • the average power P a m for each sub ADC ADC m is computed over the L samples captured by that sub ADC ADC m.
  • the mean power level P a of all sub ADCs combined is computed.
  • the word "average” is used to denote averaging over a number of signal samples, whereas the word “mean” is used to denote averaging over a number of sub ADCs.
  • the "power error" ⁇ ⁇ ⁇ is computed for each sub ADC, e.g. as
  • step 540 the gain correction parameters g m are computed, e.g. as ⁇ , ⁇
  • Optimizing based on C i.e. selecting the compensation factors that generates the Z[q] that minimizes C, would be a blind optimization of the different mismatch effects exemplified above. However, if the gain mismatch was first removed (say by the method proposed above) then this method could optimize e.g. only on clock phase timing of each sub- ADC.
  • the method proposed above only makes use of the magnitude of the correlation between Nyquist intervals.
  • the phase of the correlation may however also be exploited.
  • the outputs X m [k] and X n [k] from sub DFTs m and n ideally should be equal, except for the (nominal) delay factor e -j 2jj:c i ( . m - n) /i LM) reflecting the difference in timing between said sub ADCs.
  • a measure of the timing error between two sub ADCs can be obtained by multiplication of two the outputs from two sub DFTs m and n and normalized with the nominal delay factor:
  • DC offset mismatch between sub ADC ADC m can also be conveniently estimated in frequency domain.
  • DC offset estimation may be estimated on a per sub ADC/DFT basis. Again, with no input signal the first bin of the sub transform unit TRANS m output, X m [0], will be a direct measure of the associated DC offset. Averaging over several DFT frames can be used to further improve the estimation. In case DC offset is to be estimated in presence of an input signal averaging must be performed over a sufficiently large number of DFT frames to suppress the impact from the input signal as signal power at rf s (r E ⁇ 1, ... , M— 1 ⁇ ) will fold down to the DC bin of the sub DFT output.
  • the sub transform units TRANS m each comprises a frequency correction unit arranged to align subcarriers of the received signals with frequency bins, or DFT bins, of the output signal of the sub transform unit TRANS m.
  • the frequency correction is performed on the sub ADC output prior to transformation to frequency domain simply by means of multiplying the sub ADC output with a rotating phasor e ⁇ i 2n ⁇ , where Af is the frequency error to be corrected.
  • frequency correction typically requires DC offset compensation, otherwise the resulting frequency compensated signal is likely to be deteriorated in quality. A reason for this is that with frequency compensation, any remaining DC offset will be frequency shifted as well, and therefore will not be aligned with the DFT bins again, which would lead to interference.
  • each subcarrier of a received OFDM symbol is represented with a sample of the output signal Y[q] or Z[q] of the conversion circuit 40.
  • the receiver circuit 20 may comprise circuitry, such as the DSP circuit 50, adapted to derive the timing of the OFDM symbols and providing control signals to conversion circuits indicating start instants for DFT frames.
  • OFDM signals usually incorporate so called cyclic prefixes between OFDM symbols to provide guard periods and reduce inter symbol interference.
  • a cyclic prefix is simply a copy of fraction of the beginning of an OFDM symbol attached to the end or copy of a fraction of the end attached to the beginning.
  • the DFT frames of the conversion circuit 40 need not be contiguous in time, but there may well be "silent" time periods in between DFT frames.
  • the sub ADCs may run continuously, the sub transform units should in these cases operate on a subset of the sample streams from the sub ADCs.
  • the start of the DFT frame can be given as a control signal to the sub transform units, e.g. from the DSP circuit 50.
  • OFDM signals contain a sequence of consecutive OFDM symbols.
  • each OFDM symbol has a length corresponding to exactly one DFT frame to allow for direct demodulation of sub-carriers.
  • the conversion circuit will for all practical purposes see the OFDM signal as periodic with LxM samples as long as the LxM samples captured for one OFDM symbol are within the duration of said OFDM symbol and associated cyclic prefix. Therefore, it can also be assumed that each sub ADC ADC m will see exactly the same modulated signal except for a shift in time (disregarding noise and other contributions not related the OFDM symbol being received).

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Analogue/Digital Conversion (AREA)

Abstract

La présente invention concerne un circuit récepteur OFDM (20). L'invention comprend un circuit frontal de récepteur (30) conçu pour abaisser en fréquence et filtrer un signal reçu comprenant des données reçues et pour délivrer en sortie un signal analogique (s(t)) dans le domaine temporel. En outre, l'invention comprend un circuit de conversion (40) conçu pour générer un signal de sortie numérique (Y[q],Ζ[q]) dans le domaine fréquentiel sur la base dudit signal analogique (s(t)) dans le domaine temporel. Le circuit de conversion (40) comprend une pluralité de branches secondaires de traitement de signal (b_m). Chaque branche secondaire de traitement de signal comprend un sous-convertisseur analogique-numérique (ADC) (ADC_m) disposé pour convertir le signal analogique (s(t)) en un signal de sortie numérique du sous-ADC (ADC_m), ledit signal de sortie numérique du sous-ADC (ADC _m) étant dans le domaine temporel discret et une sous-unité de transformation (TRANS_m) disposée pour convertir le signal de sortie numérique du sous-ADC (ADC _m) en un signal de sortie numérique de la sous-unité de transformation (TRANS_m), ledit signal de sortie numérique de la sous-unité de transformation (TRANS_m) étant dans le domaine fréquentiel discret. Les branches secondaires de traitement de signal (b_m) sont disposées pour fonctionner de façon imbriquée dans le temps. En outre, le circuit de conversion (40) comprend une unité de combinaison (100) disposée pour combiner les signaux de sortie numériques à partir des sous-unités de transformation (TRANS _m) dans les branches secondaires de traitement de signal (b_m) pour former le signal de sortie numérique (Y[q], Ζ[q]) du circuit de conversion. Le circuit récepteur (20) comprend des circuits (50) conçus pour traiter le signal de sortie numérique du circuit de conversion (40) afin de récupérer les données reçues. L'invention concerne également un appareil de communication comprenant le circuit récepteur OFDM.
PCT/EP2015/064991 2015-07-01 2015-07-01 Circuit récepteur ofdm WO2017001008A1 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
PCT/EP2015/064991 WO2017001008A1 (fr) 2015-07-01 2015-07-01 Circuit récepteur ofdm

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/EP2015/064991 WO2017001008A1 (fr) 2015-07-01 2015-07-01 Circuit récepteur ofdm

Publications (1)

Publication Number Publication Date
WO2017001008A1 true WO2017001008A1 (fr) 2017-01-05

Family

ID=53496723

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/EP2015/064991 WO2017001008A1 (fr) 2015-07-01 2015-07-01 Circuit récepteur ofdm

Country Status (1)

Country Link
WO (1) WO2017001008A1 (fr)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2023003959A1 (fr) * 2021-07-21 2023-01-26 Marvell Asia Pte Ltd Détection de contenu spectral pour égalisation de chemins de données entrelacés

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080158029A1 (en) 2006-12-30 2008-07-03 Fang Xu Efficient, selective error reduction for parallel, time-interleaved analog-to-digital converter

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080158029A1 (en) 2006-12-30 2008-07-03 Fang Xu Efficient, selective error reduction for parallel, time-interleaved analog-to-digital converter

Non-Patent Citations (7)

* Cited by examiner, † Cited by third party
Title
ANONYMOUS: "Orthogonal frequency-division multiplexing - Wikipedia, the free encyclopedia", 27 June 2015 (2015-06-27), XP055259073, Retrieved from the Internet <URL:https://en.wikipedia.org/w/index.php?title=Orthogonal_frequency-division_multiplexing&oldid=668934804> [retrieved on 20160317] *
ELBOMSSON, J.; GUSTAFSSON, F.; EKLUND, J.-E.: "Blind adaptive equalization of mismatch errors in a time-interleaved A/D converter system", CIRCUITS AND SYSTEMS I: REGULAR PAPERS, IEEE TRANSACTIONS, vol. 51, no. 1, January 2004 (2004-01-01), pages 151,158
HUAWEN JIN; LEE, E.K.F.: "A digital-background calibration technique for minimizing timing-error effects in time-interleaved ADCs", CIRCUITS AND SYSTEMS II: ANALOG AND DIGITAL SIGNAL PROCESSING, IEEE TRANSACTIONS, vol. 47, no. 7, July 2000 (2000-07-01), pages 603,613
JAMAL, S.M.; FU, D.; CHANG, N.C.-J.; HURST, P.J.; LEWIS, S.H: "A 10-b 120-Msample/s time-interleaved analog-to-digital converter with digital background calibration", SOLID-STATE CIRCUITS, IEEE JOURNAL, vol. 37, no. 12, December 2002 (2002-12-01), pages 1618,1627
JENQ, Y.-C.: "Digital spectra of nonuniformly sampled signals: a robust sampling time offset estimation algorithm for ultra high-speed waveform digitizers using interleaving", INSTRUMENTATION AND MEASUREMENT, IEEE TRANSACTIONS, vol. 39, no. 1, February 1990 (1990-02-01), pages 71,75
OUYANG TINGTING ET AL: "A parallel sampling scheme for multi-carrier communication systems", 2014 IEEE INTERNATIONAL SYMPOSIUM ON BROADBAND MULTIMEDIA SYSTEMS AND BROADCASTING, IEEE, 25 June 2014 (2014-06-25), pages 1 - 6, XP032635840, DOI: 10.1109/BMSB.2014.6873543 *
SANDEEP P ET AL: "Joint Channel and Mismatch Correction for OFDM Reception with Time-interleaved ADCs: Towards Mostly Digital MultiGigabit Transceiver Architectures", 2008 IEEE GLOBAL TELECOMMUNICATIONS CONFERENCE : [IEEE GLOBECOM 2008] ; NEW ORLEANS, LOUISIANA, 30 NOVEMBER 2008 - 04 DECEMBER 2008, IEEE, PISCATAWAY, NJ, USA, 30 November 2008 (2008-11-30), pages 1 - 5, XP031369913, ISBN: 978-1-4244-2324-8 *

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2023003959A1 (fr) * 2021-07-21 2023-01-26 Marvell Asia Pte Ltd Détection de contenu spectral pour égalisation de chemins de données entrelacés

Similar Documents

Publication Publication Date Title
US10326632B2 (en) Blind carrier synchronization method of OFDM wireless communication systems
KR100736062B1 (ko) 직교 주파수 분할 다중화 시스템에서의 샘플링 주파수 오프셋의 정정
WO2014132599A1 (fr) Appareil de réception, procédé d&#39;estimation d&#39;erreur de phase et procédé de correction d&#39;erreur de phase
US10944496B2 (en) Time-domain and frequency-domain approach to frequency offset correction method for LTE SC-FDMA uplink
EP1689140A1 (fr) Dispositif et procédé pour la compensation d&#39;un décalage de fréquence dans un système de communication sans fil
EP1964346B1 (fr) Procede et systeme pour l&#39;estimation d&#39;une erreur de temps de symbole dans un systeme de transmission large bande
US20140169488A1 (en) Narrow-band preamble for orthogonal frequency-division multiplexing system
US20110064175A1 (en) Methods and an apparatus for estimating a residual frequency error in a comunications system
JP5724113B2 (ja) Ｓｃ−ｆｄｍａシステムの受信端でのｉ／ｑオフセット除去装置及び方法
CN106664266A (zh) 用于利用具有不同精度的多个模数转换器的低功率操作的方法和装置
JP5964770B2 (ja) 位相誤差推定方法及び装置
JP5271163B2 (ja) マルチキャリヤ変調信号受信装置
US7583770B2 (en) Multiplex signal error correction method and device
WO2017001008A1 (fr) Circuit récepteur ofdm
CN101043502B (zh) 使用连续干扰注销的上行链路信号接收方法和装置
JP5871841B2 (ja) キャリア周波数オフセット補正方法及び装置
US20080013442A1 (en) Apparatus and method for compensating for frequency / phase pulling bursts in received OFDM signals
CN114866393A (zh) 基于前导序列的信令检测方法及装置
JP2010093523A (ja) Ｏｆｄｍ復調装置
US9246734B1 (en) Method and apparatus for sample frequency offset correction OFDM and single carrier frequency domain equalized receiver systems
JP2004165896A (ja) Ｏｆｄｍ復調装置における周波数誤差検出装置および方法
EP2245814A2 (fr) Synchronisation de trames et récupération de fréquence porteuse pour des signaux sélectifs en fréquence
JP2002314501A (ja) Ｏｆｄｍ送信装置
JP2009033666A (ja) 無線通信装置、無線送信方法及び無線受信方法
JP4124426B2 (ja) マルチキャリア受信装置

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 15732725

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 15732725

Country of ref document: EP

Kind code of ref document: A1