WO2014136537A1 - 液晶表示装置およびその駆動方法 - Google Patents
液晶表示装置およびその駆動方法 Download PDFInfo
- Publication number
- WO2014136537A1 WO2014136537A1 PCT/JP2014/053129 JP2014053129W WO2014136537A1 WO 2014136537 A1 WO2014136537 A1 WO 2014136537A1 JP 2014053129 W JP2014053129 W JP 2014053129W WO 2014136537 A1 WO2014136537 A1 WO 2014136537A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- polarity
- pause
- liquid crystal
- signal
- period
- Prior art date
Links
Images
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3614—Control of polarity reversal in general
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3648—Control of matrices with row and column drivers using an active matrix
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/08—Details of timing specific for flat panels, other than clock recovery
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2320/00—Control of display operating conditions
- G09G2320/02—Improving the quality of display appearance
- G09G2320/0247—Flicker reduction other than flicker reduction circuits used for single beam cathode-ray tubes
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
- G09G2330/02—Details of power systems and of start or stop of display operation
- G09G2330/026—Arrangements or methods related to booting a display
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
- G09G2330/02—Details of power systems and of start or stop of display operation
- G09G2330/027—Arrangements or methods related to powering off a display
Definitions
- the present invention relates to a liquid crystal display device and a driving method thereof.
- a plurality of pixel forming portions are formed in a matrix.
- Each pixel forming portion is provided with a thin film transistor (Thin Film Transistor: TFT) operating as a switching element and a pixel capacity connected to a data signal line through the TFT.
- TFT Thin Film Transistor
- a data signal for displaying an image is written as a data voltage in a pixel capacitor in the pixel formation portion.
- This data voltage is applied to the liquid crystal layer in the pixel formation portion, and the orientation direction of the liquid crystal molecules is changed according to the voltage value of the data signal.
- the liquid crystal display device displays an image on the display unit by controlling the light transmittance of the liquid crystal layer of each pixel forming unit.
- a display is provided in which a pause period (non-refresh period) in which all the scanning signal lines are brought into the non-scanning state and the refresh is suspended is provided.
- An apparatus driving method is proposed in Japanese Patent Application Laid-Open No. 2001-31253.
- a control signal or the like is not given to the gate driver and / or the source driver.
- the gate driver and / or the source driver pauses operation, and thus power consumption is reduced.
- Such driving in which a pause period is provided immediately after the refresh period is referred to as “pause drive”.
- pause driving is also called “low frequency driving” or “intermittent driving” and is suitable for displaying still images.
- the TFTs in each pixel formation unit are also turned off.
- the data voltage held in the pixel capacitor in the pixel formation portion is held after that while maintaining the voltage value. That is, even after the power is turned off, the accumulated charge corresponding to the data voltage remains in the pixel capacitor. For this reason, when the TFT's channel layer is made of amorphous silicon or the like and the TFT has a relatively large off-leakage current (current that flows through the TFT in the off state), the power is turned off for a short time. In addition, the data voltage held in the pixel capacitor is discharged to the data signal line through the TFT.
- a TFT with a small off-leakage current is used as the switching element of the pixel formation portion, such as a TFT using an oxide semiconductor such as indium oxide, gallium, or zinc for the channel layer
- the direct current is turned off even after the power is turned off.
- a voltage continues to be applied to the liquid crystal layer. For this reason, when the power is turned on again, problems such as afterimages due to liquid crystal burn-in or flickers due to deviations in the optimum common voltage occur (hereinafter referred to as “problems such as flicker generation”).
- Japanese Unexamined Patent Application Publication No. 2011-85680 discloses that by controlling the voltages applied to the gate terminal, the source terminal, and the common electrode of the TFT when the power of the liquid crystal display device is turned off, It is disclosed to execute an off sequence for discharging a voltage held in the pixel capacitor (charge accumulated in the pixel capacitor).
- the inventor of the present application has an off-sequence configuration for discharging in a liquid crystal display device that performs idle driving in order to eliminate problems such as flicker generation caused by accumulated charges remaining in the pixel capacitance even after the power is turned off. It has been found that even if it is adopted, problems such as occurrence of flicker may not be solved.
- an object of the present invention is to provide a liquid crystal display device and a driving method thereof that do not cause a problem of occurrence of flicker or the like even in the case of performing rest driving.
- a first aspect of the present invention is a liquid crystal display device that displays an image represented by the input image data on a display unit by applying a voltage according to the input image data to the liquid crystal layer, A driving unit for applying a voltage corresponding to the input image data to the liquid crystal layer;
- a display control unit that drives the drive unit so that the polarity bias value is canceled before the image is displayed on the display unit when an ON signal that instructs to turn on the power is input. It is characterized by.
- the display unit includes a plurality of pixel formation units configured to hold a voltage to be applied to the liquid crystal layer as a data voltage,
- the display control unit A balance storage unit capable of storing the polarity bias value;
- a polarity bias calculation unit that calculates the polarity bias value and stores the polarity bias value in the balance storage unit when the off signal is input;
- a balance control unit that reads the polarity bias value stored in the balance storage unit when the ON signal is input and controls the drive unit so that the polarity bias value is canceled.
- the polarity bias calculation unit includes a first polarity counter and a second polarity counter that count the number of pause periods in which the writing of the data voltage is paused, and a pause frame period of the first polarity given after the ON signal is input Is added to the number of times held in the first polarity counter, the number of pause frame periods having a second polarity different from the first polarity is added to the number of times held in the second polarity counter, and When an OFF signal is input, the number of times of the first polarity pause frame period held in the first polarity counter, and the number of times of the second polarity pause frame period held in the second polarity counter, The difference between the values is calculated as the polarity bias value.
- the polarity bias calculation unit includes a first timer and a second timer that count the number of pause periods during which the writing of the data voltage is paused, and a pause frame period of the first polarity given after the ON signal is input.
- the polarity bias calculation unit includes a polarity bias counter that counts the number of pause periods in which writing of the data voltage is paused, and when the polarity of the pause frame period given after the ON signal is input is the first polarity The number of times of the first polarity frame period is added to the number of pause periods held in the polarity bias counter, and when the polarity of the pause frame period is a second polarity different from the first polarity, The number of frame periods of the second polarity is subtracted from the number of pause periods held in the polarity bias counter, and when the off signal is input, the number of pause frame periods held in the polarity bias counter is calculated. The polarity bias value is used.
- the display control unit determines, for each frame period, whether the frame period is a refresh period in which data voltages are written to the plurality of pixel formation units or a pause period in which writing of the data voltages to the plurality of pixel formation units is suspended.
- a REF / NREF discriminator When the ON signal is input again after the OFF signal is input, the balance control unit is configured to insert a pause period having a polarity different from the polarity bias value at the input time of the OFF signal. It is characterized by controlling.
- a seventh aspect of the present invention is the sixth aspect of the present invention.
- the REF / NREF discriminating unit detects presence / absence of an image change by comparing image data for a preceding frame period and image data for a subsequent frame period, and detects the subsequent frame based on the presence / absence of an image change. It is characterized by determining whether the period is a refresh period or a pause period.
- the REF / NREF discriminating unit compares the result of the predetermined calculation process using the image data for the preceding frame period with the result of the calculation process using the image data for the subsequent frame period. The presence or absence of an image change is detected, and whether the subsequent frame period is a refresh period or a pause period is determined based on the presence or absence of the image change.
- the balance control unit reverses the polarity of the voltage applied to the liquid crystal layer by inserting a refresh period after the degree of the polarity bias is eliminated by inserting the pause period, and further forming the plurality of pixels
- the drive unit is controlled such that a refresh period in which the data voltage is written to the part and a pause period in which the writing of the data voltage to the plurality of pixel formation parts is alternately performed appear.
- the display control unit generates an odd / even signal indicating a result of determining whether the total number of times determined as a refresh frame by the REF / NREF determination unit is an odd number or an even number, and outputs the odd / even signal to the polarity bias calculation circuit.
- the polarity bias calculation circuit includes a first polarity counter and a second polarity counter that count the number of pause periods during which the writing of the data voltage is paused, and is determined to be the refresh frame based on the odd / even signal.
- the number of pause periods following the odd-numbered refresh frame is added to the number of pause periods held in the first polarity counter when the number is odd, and when the number is even, the pause following the even-numbered refresh frame is added.
- the number of periods is added to the number of pause periods held in the second polarity counter, and when the off signal is input, the number of pause periods held in the first polarity counter and the second A difference from the number of pause periods held in a polarity counter is calculated to obtain the polarity bias value.
- An eleventh aspect of the present invention is the sixth aspect of the present invention.
- the display control unit generates an odd / even signal indicating a result of determining whether the total number of times determined as a refresh frame by the REF / NREF determination unit is an odd number or an even number, and outputs the odd / even signal to the polarity bias calculation circuit.
- the polarity bias calculation circuit includes a first timer and a second timer that count the number of idle periods during which the writing of the data voltage is paused, and is determined to be the refresh frame based on the odd / even signal When the number of times is odd, the number of pause periods following the odd refresh frame is added to the number of pause periods held in the first timer.
- the pause following the even refresh frame is added.
- the number of hours in the period is added to the number of hours in the pause period held in the second timer, and when the OFF signal is input, the number of hours in the pause period held in the first timer, and the second time
- the polarity bias value is calculated by calculating a difference from the number of hours of the pause period held in a timer.
- a twelfth aspect of the present invention is the sixth aspect of the present invention.
- the display control unit generates an odd / even signal indicating a result of determining whether the total number of times determined as a refresh frame by the REF / NREF determination unit is an odd number or an even number, and outputs the odd / even signal to the polarity bias calculation circuit.
- the polarity bias calculation circuit includes a polarity bias counter that counts the number of pause periods in which writing of the data voltage is paused, and when the number of times that the refresh frame is determined based on the odd / even signal is an odd number, The number of pause periods following the odd-numbered refresh frame is added to the number of pause periods held in the polarity bias counter.
- the number of pause periods following the even-numbered refresh frame is added to the polarity bias counter. Is subtracted from the number of pause periods held in the signal, and when the off signal is input, the number of pause periods held in the polarity bias counter is calculated to obtain the polarity bias value. .
- the pixel forming unit includes: A pixel capacity for holding the data voltage; A switching element having a control terminal connected to the scanning signal line, a first conduction terminal connected to the data signal line, and a second conduction terminal connected to the pixel capacitor;
- the switching element includes a thin film transistor in which a channel layer is formed of an oxide semiconductor.
- a fourteenth aspect of the present invention is the thirteenth aspect of the present invention.
- the oxide semiconductor contains indium, gallium, zinc, and oxygen as main components.
- a fifteenth aspect of the present invention is a method of driving a liquid crystal display device that displays an image represented by the input image data on the display unit by applying a voltage corresponding to the input image data to the liquid crystal layer of the display unit. , Applying a voltage according to the input image data to the liquid crystal layer; When an off signal instructing to turn off the power supply of the liquid crystal display device is input, a step of storing a polarity bias value indicating a polarity bias of a voltage applied to the liquid crystal layer in a balance storage unit; Powering off the liquid crystal display device; After the liquid crystal display device is turned off, when an on signal is input to turn on the power, the polarity bias value is read from the balance storage unit; And a step of controlling application of a voltage to the liquid crystal layer so that the polarity bias value is canceled out.
- the polarity bias value indicating the degree of polarity bias of the voltage applied to the liquid crystal layer until the input time of the off signal is obtained.
- the power supply of the liquid crystal display device is turned on, the polarity deviation value is read, and the drive unit is controlled so that the polarity deviation value is offset.
- the polarity bias value calculated by the polarity bias calculation unit is stored in the balance storage unit.
- the polarity bias value stored in the balance storage unit is read, and the drive unit is controlled so that the polarity bias value is canceled out.
- the polarity bias value at the time of input of the off signal can be canceled in a short time after the power is turned on.
- the number of pause frame periods of the first polarity after the ON signal is input is counted by the first polarity counter, and the number of pause frame periods of the second polarity is counted as the second polarity. Count by the counter.
- the difference between the number of pause frame periods of the first polarity held in the first polarity counter and the number of pause frame periods of the second polarity held in the second polarity counter is calculated.
- the polarity bias value is obtained and stored in the balance storage circuit. As a result, the polarity bias value can be obtained easily and quickly when the off signal is input.
- the number of hours in the first polarity pause frame period after the ON signal is input is counted by the first timer, and the number of hours in the second polarity pause frame period is set to the second number. Count by timer.
- the difference between the number of hours of the first polarity pause frame period held in the first timer and the number of hours of the second polarity pause frame period held in the second timer is calculated.
- the polarity bias value is obtained and stored in the balance storage circuit. As a result, the polarity bias value can be obtained easily and quickly when the off signal is input.
- the balance control unit when the ON signal is input again after the OFF signal is input, the balance control unit inserts a pause period having a polarity different from the polarity bias value. As a result, the polarity bias value at the time of input of the off signal is canceled, so that it is possible to suppress problems such as flicker occurring when the liquid crystal display device is operated after the power is turned on.
- the first polarity is set to the number of pause periods held in the polarity bias counter. Add the number of frame periods.
- the polarity of the pause frame period is the second polarity different from the first polarity
- the number of frame periods of the second polarity is subtracted from the number of pause periods held in the polarity bias counter.
- the OFF signal is input, the number of pause periods held in the polarity bias counter is set as the polarity bias value and stored in the balance storage circuit. As a result, the polarity bias value can be obtained easily and quickly when the off signal is input.
- the seventh aspect of the present invention it is possible to detect even a slight image change, and to determine whether the subsequent frame period is a refresh period or a pause period based on the detection result.
- the presence / absence of an image change is detected without providing a large-capacity memory, and whether the subsequent frame period is set as a refresh period or a pause period based on the detection result. Can be determined.
- the balance control circuit controls the drive unit so as to perform pause driving after canceling the polarity bias value. As a result, it is possible to prevent problems such as the occurrence of flicker during rest driving.
- the tenth aspect of the present invention it is determined whether the number of times determined as a refresh frame by the REF odd / even determination circuit is an odd number or an even number from the time of power-on.
- the number of pause periods is added to the number held in the first polarity counter.
- the number of pause periods following the even-numbered refresh frame is added to the number held in the second polarity counter.
- the difference between the number of times held in the first polarity counter and the number of times held in the second polarity counter is obtained as a polarity bias value.
- the polarity bias value can be obtained easily and quickly when the off signal is input.
- the eleventh aspect of the present invention it is determined whether the number of times that the REF odd / even discriminating circuit is determined to be a refresh frame is an odd number or an even number from the time of power-on.
- the number of hours in the pause period is added to the number of hours held in the first timer.
- the number of hours in the pause period following the even-numbered refresh frame is added to the number of hours held in the second timer.
- the difference between the number of hours held in the first timer and the number of hours held in the second timer is obtained as a polarity bias value.
- the polarity bias value can be obtained easily and quickly when the off signal is input.
- the number of times that the REF odd / even discriminating circuit is determined to be a refresh frame is an odd number or an even number from the time of power-on.
- the number of pauses is added to the number held in the polarity bias counter, and if it is even, the number of pauses following the even-numbered refresh frame is subtracted from the number held in the polarity bias counter.
- the off signal is input, the number of times held in the polarity bias counter is set as the polarity bias value. As a result, the polarity bias value can be obtained easily and quickly when the off signal is input.
- a thin film transistor in which a channel layer is formed of an oxide semiconductor is used as a switching element of each pixel formation portion in an active matrix liquid crystal display device.
- the effect of the twelfth aspect of the present invention is ensured by using indium, gallium, and zinc oxide as the oxide semiconductor forming the channel layer of the thin film transistor included in the pixel formation portion. Can get to.
- FIG. 6 is a timing chart for explaining an example of pause driving in a liquid crystal display device.
- 5 is a timing chart showing the charge bias when the power is turned on again in the liquid crystal display device in which the charge bias occurs.
- (A) and (B) are timing charts for inserting a pause frame period as many times as necessary when an OFF signal is input and setting the temporal integration value of the voltage applied to the liquid crystal layer to “0”. is there. It is a block diagram which shows the structure of the liquid crystal display device which concerns on embodiment of this invention.
- FIG. 5 is a timing chart showing a first operation example of the liquid crystal display device according to the embodiment of the present invention
- (A) is a change of the polarity bias value until it is turned off after a power supply is turned on for the first time.
- (B) is a timing chart showing the change in the polarity bias value from when the power is turned on for the second time until it is turned off, and (C) is for turning off after the power is turned on for the third time. It is a timing chart which shows the change of the polarity bias value until it is done.
- one frame period for writing the voltage of an image signal representing an image to be displayed as a data voltage to the pixel formation portion is called a “refresh frame period”, and writing of the data voltage
- a “pause frame period” is a period necessary for refreshing (rewriting or writing data voltage) for one screen.
- a plurality of pause frame periods may be collectively referred to as a pause period, and a refresh frame period may be referred to as a refresh period.
- the length of “one frame period” is 16.67 ms, which is the length of one frame period in the case of a general display device having a refresh rate of 60 Hz, but the present invention is not limited to this. Not.
- FIG. 1 is a timing chart for explaining an example of pause driving in a liquid crystal display device.
- writing of the data voltage for one screen is performed in the first one frame period, and writing of the data voltage is suspended in the subsequent 59 frame periods. That is, the liquid crystal display device is driven so that one refresh frame period and 59 pause frame periods appear alternately.
- the refresh rate is 1 Hz
- the refresh cycle is 1 second.
- 59 pause frame periods are collectively displayed as pause periods.
- the polarity of the data voltage to be written in the pixel formation portion is inverted every refresh frame period.
- the voltage polarity A indicates the polarity of the data voltage (the voltage held in the pixel capacitance in the pixel formation portion) written in one pixel formation portion
- the voltage polarity B indicates the other in the same frame period.
- the polarity of the data voltage written in the pixel formation portion is different from the voltage polarity A.
- the polarity of the data voltage (the voltage applied to the liquid crystal layer in the pixel formation portion) held in the pixel capacitance in each pixel formation portion is inverted every second. .
- This inversion period is very long compared to the inversion period of 16.67 ms in a normal liquid crystal display device.
- the liquid crystal display device displays an image by controlling the light transmittance of the liquid crystal layer by applying a voltage to the liquid crystal layer.
- a DC component is included in this applied voltage
- charge accumulation charge bias
- AC driving is performed in the liquid crystal display device. That is, by inverting the polarity of the voltage applied to the liquid crystal layer every predetermined period as in the voltage polarities A and B shown in FIG. 1, the temporal integration value of the voltage applied to the liquid crystal layer is substantially reduced. It is configured to be “0”.
- the temporal integration value of the voltage applied to the liquid crystal layer may not be “0”, and charge bias may occur.
- the temporal integration value of the voltage applied to the liquid crystal layer becomes “0”, and the charge bias occurs. Absent.
- the temporal integration value of the voltage applied to the liquid crystal layer does not become “0”. In this case, the operation of the liquid crystal display device is stopped in a state where the charge bias is generated, and the charge bias generated in one second immediately before the power is turned off is generated in the liquid crystal layer.
- FIG. 2 is a timing chart showing the charge bias when the power is turned on again in the liquid crystal display device in which the charge bias has occurred.
- one refresh frame period and 59 pause frame periods alternate from a state in which the bias of the charge when the power is turned off is maintained when the power is turned on again. Paused to appear. For this reason, there is a case where the charge bias is further increased and problems such as the occurrence of flicker are further increased.
- FIG. 3 is a timing chart for inserting the pause frame period as many times as necessary when the OFF signal is input, and setting the temporal integration value of the voltage applied to the liquid crystal layer to “0”.
- an off signal instructing power off is input from the host.
- the charge bias polarity bias
- a refresh frame period is inserted to invert the polarity at the power-off instructing time ta. The As a result, the polarity of the data voltage held in each pixel forming portion is inverted. Thereafter, the insertion of the pause frame period is repeated.
- the polarity deviation of each pixel forming unit at the power-off instruction time ta is offset by the polarity deviation caused by the pause frame period inserted after the power-off instruction time ta, as shown by the dotted line in FIG.
- the polarity bias decreases by “1” every time one pause frame period ends. In this way, when the polarity deviation becomes “0”, the polarity deviation is eliminated, so that the insertion of the pause frame period is stopped. Note that the polarity pattern described on the right side of FIG.
- an off sequence for discharging is started at the time of stopping, and when the off sequence ends, the power of the liquid crystal display device is turned off.
- the charge bias is eliminated. Therefore, when the power is turned on again, normal pause driving is performed in which one refresh frame period and 59 pause frame periods are alternately repeated. .
- FIG. 4 is a block diagram showing a configuration of the liquid crystal display device 100 according to the embodiment of the present invention.
- the liquid crystal display device 100 includes a display control unit 200, a drive unit 300, and a display unit 400.
- the driving unit 300 includes a source driver (also referred to as “data signal line driving circuit”) 310 and a gate driver (also referred to as “scanning signal line driving circuit”) 320.
- the display unit 400 constitutes a liquid crystal panel. This liquid crystal panel may have a configuration in which the display driver 400 and / or the source driver 310 and the gate driver 320 are integrally formed.
- a host 90 mainly composed of a CPU (Central Processing Unit) is provided outside the liquid crystal display device 100.
- CPU Central Processing Unit
- the display portion 400 includes a plurality of data signal lines (also referred to as “source bus lines”) SL, a plurality of scanning signal lines (also referred to as “gate bus lines”) GL, and the plurality of data signal lines SL.
- a plurality of pixel forming portions 10 arranged in a matrix corresponding to each intersection of the plurality of scanning signal lines GL are formed.
- FIG. 4 shows one pixel forming unit 10 and one data signal line SL and one scanning signal line GL connected to the pixel forming unit 10 for convenience.
- the pixel forming unit 10 includes a thin film transistor (a thin film transistor) functioning as a switching element having a gate terminal connected to the corresponding scanning signal line GL and a source terminal (also referred to as “first conduction terminal”) connected to the corresponding data signal line SL. TFT) 11, a pixel electrode 12 connected to the drain terminal (also referred to as “second conduction terminal”) of the TFT 11, a common electrode 13 provided in common to the plurality of pixel formation portions 10, and a pixel electrode 12 and a common electrode 13, and a liquid crystal layer (not shown) provided in common to the plurality of pixel formation portions 10.
- the pixel capacitor Cp is configured by a liquid crystal capacitor including the pixel electrode 12 and the common electrode 13. Note that, typically, an auxiliary capacitor is provided in parallel with the liquid crystal capacitor in order to reliably hold the voltage in the pixel capacitor Cp. Therefore, the pixel capacitor Cp is actually composed of a liquid crystal capacitor and an auxiliary capacitor.
- a TFT using an oxide semiconductor for a channel layer (hereinafter referred to as “oxide TFT”) is used as the TFT 11. More specifically, the channel layer of the TFT 11 is composed of In—Ga—Zn—O (indium gallium zinc) containing indium (In), gallium (Ga), zinc (Zn), and oxygen (O) as main components. ).
- In—Ga—Zn—O indium gallium zinc
- a TFT using In—Ga—Zn—O for the channel layer has a significantly reduced off-leakage current compared to a silicon TFT using amorphous silicon or the like for the channel layer, and the pixel capacitance Cp of each pixel formation portion 10 is reduced. The written voltage is held for a longer period.
- oxide semiconductor other than In—Ga—Zn—O for example, indium, gallium, zinc, copper (Cu), silicon (Si), tin (Sn), aluminum (Al), calcium (Ca), germanium ( A similar effect can be obtained even when an oxide semiconductor containing at least one of Ge) and lead (Pb) is used for the channel layer.
- the display control unit 200 is typically realized as an IC (Integrated Circuit).
- the display control unit 200 receives data DAT including input image data representing an image to be displayed from the host 90, and in response thereto, receives a source driver control signal Ssc, a gate driver control signal Sgc, a common voltage signal, and the like. Generate and output.
- the source driver control signal Ssc is supplied to the source driver 310
- the gate driver control signal Sgc is supplied to the gate driver 320
- a common voltage signal (not shown) is supplied to the common electrode 13 provided in the display unit 400.
- the display controller 200 also receives from the host 90 an off signal Soff for instructing to turn off the power of the liquid crystal display device 100 and an on signal Son for instructing to turn on the power.
- the off signal Soff and the on signal Son are also supplied to the source driver 310 and the gate driver 320.
- the source driver 310 generates and outputs a data signal (data signal) to be applied to each data signal line SL in accordance with the source driver control signal Ssc.
- the source driver control signal Ssc includes, for example, a digital video signal representing an image to be displayed, a source start pulse signal, a source clock signal, a latch strobe signal, and a polarity switching control signal.
- the source driver 310 operates a shift register, a sampling latch circuit, and the like (not shown) therein, and converts a digital signal obtained based on the digital video signal to a DA conversion (not shown).
- a data signal (data voltage) is generated by converting the analog signal into a circuit.
- the gate driver 320 repeats the application of the active scanning signal to each scanning signal line GL in a predetermined cycle in accordance with the gate driver control signal Sgc.
- the gate driver control signal Sgc includes, for example, a gate clock signal and a gate start pulse signal.
- the gate driver 320 In response to the gate clock signal and the gate start pulse signal, the gate driver 320 generates a scanning signal by operating an internal shift register (not shown).
- a backlight unit (not shown) is provided on the back side of the display unit 400, and the backlight unit irradiates backlight light from the back side of the display unit 400.
- the backlight unit may be controlled by the display control unit 200, or may be controlled by other methods.
- the liquid crystal panel is a reflection type, it is not necessary to provide a backlight unit.
- the data signal is applied to each data signal line SL
- the scanning signal is applied to each scanning signal line GL
- the backlight unit is driven to be included in the data DAT transmitted from the host 90.
- the image represented by the input image data is displayed on the display unit 400 in the liquid crystal panel.
- the display control unit 200 includes a REF / NREF determination circuit 21, a frame memory 22, a REF odd / even determination circuit 23, a polarity bias calculation circuit 24, a balance storage circuit 25, and a balance control circuit 26.
- Data DAT including input image data transmitted from the host 90 is supplied to the REF / NREF discriminating circuit 21 and the balance control circuit 26, and an on signal Son and an off signal Soff for turning on / off the liquid crystal display device 100 are the balance control circuit. 26.
- the REF / NREF determination circuit 21 determines whether each frame period is a refresh frame period or a pause frame period and generates a REF / NREF signal indicating the determination result. Then, it is given to the REF odd / even discrimination circuit 23.
- the REF / NREF signal is also supplied to the polarity deviation calculation circuit 24 and the balance control circuit 26 via the REF odd / even determination circuit 23.
- the frame memory 22 is configured by DRAM (Dynamic Random Memory) or the like which is a volatile memory, and can store image data for one frame. Therefore, the REF / NREF determination circuit 21 stores the input image data of the previous frame in the frame memory 22 in advance, and the image represented by the input image data included in the data DAT received from the host 90 is the frame memory. It is determined whether or not there is a change from the image represented by the input image data stored in 22. When it is determined that the image has changed, it is determined as a refresh frame period, and when it is determined that the image has not changed, it is determined as a pause frame period.
- DRAM Dynamic Random Memory
- the REF / NREF discriminating circuit 21 inserts a refresh frame period every predetermined period even if a period in which the image represented by the input image data does not change or a period in which new input image data is not received from the host 90 continues.
- REF / NREF signal is generated. For example, when the pause period continues for 59 frame periods, the REF / NREF signal is generated so that the next frame period becomes the refresh period, that is, the refresh period is inserted once per second. .
- the REF odd / even discriminating circuit 23 discriminates whether the number of refreshes from the time when the power is turned on to the present time, that is, whether the number of refresh frame periods included in the period is odd or even, An odd / even signal indicating the result is generated and given to the polarity deviation calculation circuit 24.
- An odd / even bit register 23a which is a 1-bit register, is provided in the REF odd / even determination circuit 23 to determine whether the number of refreshes is odd or even.
- the odd / even bit value Bo / e which is the value of the odd / even bit register 23a, is initialized to “0” when the power is turned on, and is changed to “1” at the start of the first refresh frame period immediately thereafter. Thereafter, the odd / even bit value Bo / e is alternately changed between “1” and “0” every time the refresh frame period appears. For this reason, the odd / even bit value Bo / e becomes “1” when the number of refreshes from the time when the power is turned on to the present time is an odd number, and becomes “0” when the number is even.
- the odd / even signal constituted by such an odd / even bit value Bo / e is given to the polarity deviation calculation circuit 24.
- the polarity deviation calculation circuit 24 has two registers for storing a value indicating the degree of polarity deviation from the time when the power is turned on to the present time.
- these two registers will be referred to as “first polarity counter 24a” and “second polarity counter 24b”, respectively, and the first count value representing the degree of polarity bias stored in the first polarity counter 24a will be described.
- the symbol “Na” represents a second count value representing the degree of polarity bias stored in the second polarity counter 24b, and the symbol “Nb” represents the second count value.
- polarity bias refers to the total number of pause frame periods in which the positive data voltage is held in the same pixel formation unit, and the negative data voltage is held in the same pixel formation unit. The difference from the total number of pause frame periods. If this difference is “0”, there is no bias in polarity. In the following, the polarity bias is expressed in units of one frame period, but the present invention is not limited to this.
- the polarity deviation calculating circuit 24 Each time a REF / NREF signal indicating a pause frame period included in the refresh period is supplied, the number of the signals is counted, and the first count value Na of the first polarity counter 24a is incremented by “1”. In addition, when the odd / even signal is “0”, that is, when the number of refreshes is an even number, the number of the REF / NREF signals indicating the pause frame period following the immediately preceding refresh frame period is given. Counting is performed, and the second count value Nb of the second polarity counter 24b is incremented by “1”.
- the polarity deviation calculation circuit 24 subtracts the second count value Nb from the first count value Na to obtain the polarity deviation value W in order to obtain the polarity deviation, and obtains the polarity deviation value W as the polarity deviation counter 24c. And is supplied to the balance control circuit 26. For this reason, when the number of positive pause frame periods is large, the polarity bias value W becomes a positive value, and the polarity bias value W increases as the number increases. On the contrary, when the number of negative pause frame periods is large, the polarity bias value W becomes a negative value, and the polarity bias value W decreases as the number increases. In this way, the polarity bias value W can be obtained easily and quickly when an off signal is input.
- the polarity bias value W may be obtained by subtracting the first count value Na from the second count value Nb.
- the balance control circuit 26 receives the data DAT received from the host 90 until the off signal Soff for instructing to turn off the power is input from the host 90 (until the off signal Soff becomes active) after the power is turned on.
- the source driver 310 and the gate driver 320 are controlled based on the REF / NREF signal supplied from the REF / NREF determination circuit 21. As a result, the source driver 310 and the gate driver 320 alternate between one pause period and 59 pause frame periods so that an image represented by the input image data included in the data DAT is displayed on the display unit 400. Repeatedly, normal pause driving is performed.
- refresh is performed by reversing the polarity of the data voltage held in each pixel forming unit based on the input image data. If it is determined that it is a pause frame period, all the scanning signal lines GL are set in a non-selected state and refresh is paused.
- forced refresh when forced refresh based on new input image data received from the host 90 (hereinafter referred to as “forced refresh”) is not performed during the suspension period, refresh is performed every predetermined period (hereinafter referred to as “this refresh”). Refresh is called “regular refresh”). In this way, driving as shown in FIG. 1 is performed.
- the balance control circuit 26 controls the drive unit 300 including the source driver 310 and the gate driver 320 to stop operating. Further, the balance control circuit 26 generates a stop signal indicating that the off signal Soff has been input, and supplies the stop signal to the polarity deviation calculation circuit 24.
- the polarity deviation calculation circuit 24 When the polarity deviation calculation circuit 24 is given a stop signal from the balance control circuit 26, the polarity obtained based on the first count value Na of the first polarity counter 24a and the second count value Nb of the second polarity counter 24b.
- the bias value W is calculated and stored in the balance storage circuit 25.
- the balance storage circuit 25 is configured by a nonvolatile memory such as a flash memory. For this reason, even when the power supply of the entire system including the liquid crystal display device 100 is turned off, the balance storage circuit 25 can continue to store the polarity bias value W.
- the balance control circuit 26 When the power is turned on again in the state where the balance storage circuit 25 stores the polarity bias value W, the data DAT and the ON signal Son are supplied from the host 90 to the balance control circuit 26.
- the balance control circuit 26 receives the ON signal Son, the balance control circuit 26 generates a read signal to read the polarity bias value W stored in the balance storage circuit 25 and gives the read signal to the balance storage circuit 25.
- the balance storage circuit 25 receives the read signal, it supplies the stored polarity deviation value W to the balance control circuit 26.
- the balance control circuit 26 controls the driving unit 300 including the source driver 310 and the gate driver 320 so that the given polarity bias value W is decreased by 1, and repeatedly inserts a pause frame period by one frame. .
- the data voltage having the polarity represented by the polarity bias value W is canceled by the data voltage having a polarity different from the polarity. Therefore, the balance control circuit 26 repeatedly decrements the polarity bias value W by “1” every time one pause frame period is inserted.
- the balance control circuit 26 controls the drive unit 300 to perform normal pause driving based on the data DAT given from the host 90 until the off signal Soff is input again.
- FIGS. 5A to 5D are timing charts showing a first operation example.
- the periodic refresh is performed once per second, and the polarity of the data voltage held in each pixel forming unit 10 is inverted each time the refresh is performed.
- the change in the polarity bias value W is shown by a solid line in the left graph in FIG. 5A, and the polarity pattern is shown in the schematic diagram on the right side.
- FIGS. 5 (B) to 5 (D) which are described below.
- the polarity patterns shown in FIGS. 5A to 5D are shown with the number of pixels in the vertical direction being 5 and the number of pixels in the horizontal direction being 6 for convenience of explanation.
- the polarity pattern is based on the dot inversion driving method, but the present invention is not limited to this.
- the first one frame period is a refresh frame period, and the subsequent 59 frame periods are all idled so that they are all idle frame periods.
- the data voltage written in each pixel formation unit in the immediately preceding refresh frame period is held at almost the same voltage value.
- the polarity deviation W increases monotonously (linearly).
- the voltage applied to the liquid crystal layer data voltage held in each pixel forming unit 10
- the polarity is reversed.
- the subsequent 59 frame periods are all pause frame periods. In the pause frame period, the data voltage written in each pixel formation unit 10 in the immediately preceding refresh period is held at almost the same voltage value. Therefore, as shown in FIG.
- the polarity of the voltage applied to the liquid crystal layer is reversed again by the writing of the data voltage.
- the subsequent 59 frame periods are all pause frame periods.
- FIGS. 6A to 6C are timing charts for explaining the second operation example.
- FIG. 6B is a timing chart showing changes in the polarity bias value from when the power source is turned on for the second time to when it is turned off.
- the insertion of the pause frame period is stopped, and the refresh frame period is inserted in order to reverse the polarity of the voltage applied to the liquid crystal layer.
- normal pause driving is performed.
- the polarity bias is monotonously increased and monotonously decreased while inverting the polarity every second, and an image based on the input pixel data transmitted from the host 90 is displayed on the display unit 400. Is displayed.
- FIG. 6C is a timing chart showing a change in the polarity bias value from when the power source is turned on for the third time to when it is turned off.
- the polarity bias value W2 stored in the balance storage circuit 25 is read.
- the polarity bias value is decremented by one.
- the insertion of the pause frame period is stopped, and the refresh frame period is inserted in order to reverse the polarity of the voltage applied to the liquid crystal layer.
- normal pause driving is performed, and an image based on input pixel data transmitted from the host 90 is displayed on the display unit 400.
- the polarity bias value is set to “0” by inserting a necessary number of pause frame periods. Thereby, it is possible to prevent a problem such as occurrence of flicker.
- the time point t tc shown in FIG. 6A when the power source is turned off between the time point t0 to td when the power source is turned on for the second time and the time point t0 to tf when the power source is turned on for the third time.
- the polarity bias value W when the power is off is stored in the balance storage circuit 25.
- the polarity bias value W is read from the balance storage circuit 25 and applied to the balance control circuit 26.
- the balance control circuit 26 starts inserting a pause frame period in order to cancel the polarity bias value W. Since the voltage applied to the liquid crystal layer is canceled by inserting the pause frame period, the polarity bias value W is decremented by “1” each time the pause frame period is inserted, and the polarity bias value W is “0”. At this point, the insertion of the pause frame period is stopped.
- the polarity bias value W at the time of power-off is offset by the pause frame period inserted, so that the temporal integration value of the voltage applied to the liquid crystal layer before starting the normal pause drive is substantially It becomes “0”.
- the polarity bias value at the time of input of the off signal can be canceled in a short time after the power is turned on.
- the polarity bias value W is set to “0” by inserting the pause frame period, and then normal pause driving is started. Therefore, at the time when the pause driving is started, the accumulated charges and pixels due to uneven distribution of impurity ions are started. There is no accumulated charge in the capacitor. Therefore, by applying the present invention, flicker occurs when the power is turned off and then turned on again in the operation state in the liquid crystal display device 100 that performs the rest driving for the purpose of drastically reducing the power consumption. Such a problem does not occur.
- the liquid crystal display device 100 inserts the number of pause frame periods necessary for eliminating the charge bias. As a result, the viewer can not only view the image transmitted from the host 90 after the power is turned on, but can also view the image displayed on the display unit 400 at the time of the last off.
- the insertion of the pause frame period is stopped when the polarity bias value W becomes “0”.
- the polarity bias value W becomes sufficiently close to “0” to such an extent that the charge bias can be ignored, it is assumed that the polarity bias value W is substantially “0”, and the pause frame period is inserted. You may make it cancel.
- the polarity bias of the voltage applied to the liquid crystal layer instead of the configuration in which the pause frame period is inserted until the polarity bias value W becomes “0”, the polarity bias of the voltage applied to the liquid crystal layer only needs to be substantially eliminated.
- the insertion of the pause frame period may be stopped when it becomes a value close to “0” to the extent corresponding thereto.
- the polarity deviation value W becomes a value close to “0” to the extent corresponding thereto.
- the insertion of the pause frame period may be stopped at the time.
- the REF / NREF determination circuit 21 stores the input image data of the previous frame period in the frame memory 22 in advance, and the image represented by the input image data included in the data DAT received from the host 90 Is changed from the image stored in the frame memory 22.
- the image represented by the input image data included in the data DAT received from the host 90 may be determined whether the image represented by the input image data included in the data DAT received from the host 90 has changed by the following method.
- any one of these methods may be used, and a plurality of methods appropriately selected from these methods may be used in combination. Also good. In either case, problems such as flickering do not occur when the power supply is turned on again to enter the operating state. According to this method, even a slight image change can be detected.
- An operation result storage circuit is provided in the display control unit 200 in place of the frame memory 22.
- the REF / NREF determination circuit 21 performs predetermined calculation processing for each frame based on the input image data included in the data DAT received from the host 90, and stores the calculation result in the calculation result storage circuit. Therefore, when input image data representing an image of a certain frame is given, the REF / NREF discriminating circuit 21 obtains the calculation result of that frame, and the image changes in comparison with the calculation result of the previous frame. It is determined whether or not. That is, the REF / NREF determination circuit 21 determines that the images are the same if the calculation results for the two frames are the same, and determines that the images are different if they are different.
- Such predetermined calculation processing includes calculation of the sum of pixel values in one frame, calculation of checksum, and the like. According to this method, it is possible to detect the presence or absence of an image change without providing a large-capacity memory.
- a dedicated signal indicating whether the frame period is a refresh frame period or a pause frame period is received from the host 90.
- the host 90 writes data indicating whether the frame period is a refresh frame period or a pause frame period in a specific register provided in the display control unit 200.
- the input image data is included in the data DAT received from the host 90, it is determined that the next frame period is the refresh frame period, and when the input image data is not included, the next frame period is determined.
- the period is a pause frame period.
- the frame period is a refresh frame period or a pause frame period so that the refresh is performed periodically. To do.
- FIG. 7 is a block diagram showing a configuration of the display control unit 200 of the liquid crystal display device according to this modification. As shown in FIG. 7, this modification is obtained by partially changing the configuration of the polarity bias calculation circuit 24 of the display control unit 200 shown in FIG. 4, and details about the same configuration as the configuration shown in FIG. Description is omitted.
- a first polarity counter 24 a and a second polarity counter 24 b are provided in the polarity deviation calculation circuit 24.
- a polarity bias value W which is a difference between the first count value Na counted by the first polarity counter 24a and the second count value Nb counted by the second polarity counter 24b is obtained. Then, the bias of the voltage applied to the liquid crystal layer is determined by the polarity bias value W.
- only one polarity deviation counter 24 d may be provided in the polarity deviation calculation circuit 24.
- a polarity deviation value counted by the polarity deviation counter 24c is indicated by a symbol “Z”.
- the polarity deviation calculation circuit 24 first sets the polarity deviation value Z of the polarity deviation counter 24d to “0”. When the power is turned on, the polarity bias calculation circuit 24 sets the polarity bias value Z to “1” every time the pause frame period ends once from the end of the first refresh frame period to the start of the next refresh frame period. Repeat incrementing. As a result, the polarity bias value Z is counted up by 1 for each pause frame period.
- the polarity bias calculation circuit 24 sets the polarity bias value Z to “1” every time the pause frame period ends once from the end of the refresh frame period to the start of the next refresh frame period. Repeat "increment”. As a result, the polarity bias value Z is counted down by 1 for each pause frame period.
- Whether the polarity bias value Z is counted up or down is determined by the odd / even signal supplied from the REF odd / even discrimination circuit 23.
- the polarity bias calculation circuit 24 counts up based on the odd / even signal. And the countdown. That is, when the power is turned on, the polarity deviation value Z of the polarity deviation counter 24d is reset to “0”. Thereafter, since the odd / even signal is “1” from the first refresh period to the second refresh period, the polarity bias calculation circuit 24 gives the REF / NREF signal indicating the pause frame period included in the refresh period. Each time, the polarity deviation value Z of the polarity deviation counter 24d is incremented by "1".
- the polarity bias value Z of the polarity bias counter 24d is incremented by “1”. Thereafter, in the same manner, incrementing or decrementing the polarity bias value Z of the polarity bias counter 24d by “1” is repeated. As a result, the polarity deviation counter 24d holds the polarity deviation value Z indicating the polarity deviation. In this way, the polarity bias value Z can be obtained easily and quickly when the off signal is input.
- the polarity deviation calculation circuit 24 stores the polarity deviation value Z in the balance storage circuit 25 based on the stop signal given from the balance control circuit 26, and sets the polarity deviation value Z to “ Reset to 0 ”. Thereafter, the power supply of the liquid crystal display device 100 is turned off.
- the balance control circuit 26 reads the polarity bias value Z stored in the balance storage circuit 25 and inserts the pause frame period one frame at a time, thereby decrementing the polarity bias value Z by 1. Repeat to do. In this way, when the polarity bias value Z is set to “0”, the polarity bias is eliminated. Next, the insertion of the pause frame period is stopped, and the refresh frame period is inserted. As a result, the polarity of the voltage applied to the liquid crystal layer is inverted, and then normal pause driving is started. For this reason, problems such as flickering do not occur when the power supply is turned on again to enter the operating state.
- FIG. 8 is a block diagram showing a configuration of the display control unit 200 of the liquid crystal display device according to this modification.
- the configuration of the polarity deviation calculation circuit 24 of the display control unit 200 shown in FIG. 4 is partially changed, and the details of the same configuration as the configuration shown in FIG. Description is omitted.
- the number of pause frame periods immediately after the odd-numbered refresh period is counted by the first polarity counter 24a provided in the polarity deviation calculation circuit 24, and the even number is counted by the second polarity counter 24b.
- the number of pause frame periods immediately after the first refresh period is counted.
- the unit indicating the degree of polarity bias may be changed to another.
- the first and second polarity counters 24a and 24b may be replaced with the first and second timers 24e and 24f, respectively.
- the first timer 24e obtains the total number of times T1 of the pause frame period following the odd-numbered refresh period after the power is turned on, and the even-numbered refresh time after the power is turned on by the second timer 24f.
- the total number of times T2 of the pause frame period following the period is measured. Based on these total times T1 and T2, the difference between them is defined as a polarity bias time V, which is held in the polarity bias counter 24g.
- the polarity bias time V can be obtained easily and quickly when the off signal is input.
- the polarity deviation time V held in the polarity deviation counter 24g is stored in the balance memory circuit 25.
- the balance control circuit 26 reads the polarity deviation time V stored in the balance storage circuit 25 and inserts a pause frame period so that the polarity deviation time V becomes “0”. Each time a pause frame period is inserted, the pause frame period is subtracted from the polarity bias time V. In this way, when the polarity bias time V becomes “0”, the insertion of the pause frame period is stopped and the refresh frame period is inserted. As a result, the polarity of the voltage applied to the liquid crystal layer is inverted, and then normal pause driving is started. For this reason, problems such as flickering do not occur when the power supply is turned on again to enter the operating state.
- FIG. 9 is a timing chart showing an operation example of the liquid crystal display device according to this modification.
- the first refresh writing of the data voltage to each pixel forming unit 10
- an off signal Soff for instructing power off is input from the host 90 to the balance control circuit 26 at time tg.
- the balance control circuit 26 When the off signal Soff is given, the balance control circuit 26 generates a stop signal and gives it to the polarity bias calculation circuit 24, and the polarity bias calculation circuit 24 stores the polarity bias value W at time tg in the balance storage circuit 25.
- the balance control circuit 26 reads the polarity bias value W from the balance storage circuit 25, and sets the polarity bias value W to “1” every time a pause frame period is inserted. Just repeat the decrement. Then, the balance control circuit 26 stops the insertion of the pause frame period and inserts the refresh frame period when the polarity bias value W becomes “0”. This inverts the polarity of the voltage applied to the liquid crystal layer. Thereafter, normal pause driving is started. As described above, the present invention is also applied to a liquid crystal display device in which not only periodic refresh but also forced refresh is performed. Therefore, in such a liquid crystal display device, when the power is turned on again and an operation state is entered, flicker is performed. Problems such as occurrence do not occur.
- an oxide TFT (more specifically, a TFT using In—Ga—Zn—O as a channel layer) is used as a switching element in each pixel formation portion 10, so that the off-leak current is extremely small.
- silicon-based TFTs such as amorphous silicon and polycrystalline silicon can be used as the switching element. In this case, since the off-leakage current of the silicon-based TFT is large, if the time from when the power is turned off to when it is turned on again is long, the charge accumulated in the pixel capacitor is discharged. Therefore, it is possible to omit an operation for inserting a pause frame period that was necessary to set the polarity bias value W to “0” when the power is turned on again.
- the balance storage circuit 25 is configured by a nonvolatile memory such as a flash memory.
- the balance storage circuit 25 may be configured by a volatile memory such as a DRAM (Dynamic Random Memory).
- DRAM Dynamic Random Memory
- the liquid crystal display device 100 according to the embodiment and the modification thereof is based on the assumption that pause driving is performed.
- the present invention is not limited to this, and can also be applied to a liquid crystal display device in which normal driving in which no idle period appears is performed. Even in a liquid crystal display device using a normal driving method, the present invention is particularly effective when data voltages are written to a pixel formation portion over a plurality of frame periods without reversing the polarity.
- the display control unit 200 is entirely realized by hardware, but part or all of the configuration of the display control unit 200 may be realized by software.
- the present invention is used in a liquid crystal display device using a TFT having a channel layer made of an oxide semiconductor as a switching element of a pixel formation portion, and in particular, used in a liquid crystal display device that performs a pause drive.
Abstract
Description
前記入力画像データに応じた電圧を前記液晶層に印加するための駆動部と、
前記液晶表示装置の電源のオフを指示するオフ信号が入力されると、前記オフ信号の入力時点までに前記液晶層に印加された電圧の極性偏り度合いを示す極性偏り値を記憶し、その後に前記電源のオンを指示するオン信号が入力されると、前記画像を前記表示部に表示する前に、前記極性偏り値が相殺されるように前記駆動部を駆動する表示制御部とを備えることを特徴とする。
前記表示部は、前記液晶層に印加すべき電圧をデータ電圧として保持するように構成された複数の画素形成部を含み、
前記表示制御部は、
前記極性偏り値を格納可能なバランス記憶部と、
前記極性偏り値を算出するとともに、前記オフ信号が入力されると前記極性偏り値を前記バランス記憶部に格納する極性偏り算出部と、
前記オン信号が入力されると、前記バランス記憶部に格納されている前記極性偏り値を読み出し、前記極性偏り値が相殺されるように前記駆動部を制御するバランス制御部とを備えることを特徴とする。
前記極性偏り算出部は、前記データ電圧の書き込みを休止する休止期間の回数をカウントする第1極性カウンタと第2極性カウンタとを含み、前記オン信号の入力後に与えられる第1極性の休止フレーム期間の回数を前記第1極性カウンタに保持されている回数に加算し、前記第1の極性と異なる第2極性の休止フレーム期間の回数を第2極性カウンタに保持されている回数に加算し、前記オフ信号が入力されると前記第1極性カウンタに保持されている前記第1極性の休止フレーム期間の回数と、前記第2極性カウンタに保持されている前記第2極性の休止フレーム期間の回数との差を算出して前記極性偏り値とすることを特徴とする。
前記極性偏り算出部は、前記データ電圧の書き込みを休止する休止期間の時間数をカウントする第1タイマーと第2タイマーとを含み、前記オン信号の入力後に与えられる第1極性の休止フレーム期間の時間数を前記第1タイマーに保持されている時間数に加算し、前記第1極性と異なる第2極性の休止フレーム期間の時間数を第2タイマーに保持されている時間数に加算し、前記オフ信号が入力されると前記第1タイマーに保持されている前記第1極性の休止フレーム期間の時間数と、前記第2タイマーに保持されている前記第2極性の休止フレーム期間の時間数との差を算出して前記極性偏り値とすることを特徴とする。
前記極性偏り算出部は、前記データ電圧の書き込みを休止する休止期間の回数をカウントする極性偏りカウンタを含み、前記オン信号の入力後に与えられる休止フレーム期間の極性が第1極性である場合には、前記極性偏りカウンタに保持されている休止期間の回数に、前記第1極性のフレーム期間の回数を加算し、休止フレーム期間の極性が第1極性と異なる第2極性である場合には、前記極性偏りカウンタに保持されている休止期間の回数から、前記第2極性のフレーム期間の回数を減算し、前記オフ信号が入力されると前記極性偏りカウンタに保持されている休止フレーム期間の回数を前記極性偏り値とすることを特徴とする。
前記表示制御部は、各フレーム期間につき当該フレーム期間が前記複数の画素形成部にデータ電圧を書き込むリフレッシュ期間か前記複数の画素形成部への前記データ電圧の書き込みを休止する休止期間かを判別するREF/NREF判別部をさらに備え、
前記バランス制御部は、オフ信号が入力された後に前記オン信号が再び入力されると、前記オフ信号の入力時点における前記極性偏り値とは異なる極性の休止期間が挿入されるように前記駆動部を制御することを特徴とする。
前記REF/NREF判別部は、先行するフレーム期間のための画像データと後続のフレーム期間のための画像データとを比較することによって画像変化の有無を検出し、画像変化の有無により前記後続のフレーム期間がリフレッシュ期間か休止期間かを判別することを特徴とする。
前記REF/NREF判別部は、先行するフレーム期間のための画像データを用いた所定の演算処理の結果と後続のフレーム期間のための画像データを用いた前記演算処理の結果とを比較することによって画像変化の有無を検出し、前記画像変化の有無により前記後続のフレーム期間がリフレッシュ期間か休止期間かを判別することを特徴とする。
前記バランス制御部は、前記休止期間を挿入することによって前記極性偏りの度合が解消された後に、リフレッシュ期間を挿入して前記液晶層に印加する電圧の極性を反転させ、さらに前記複数の画素形成部に前記データ電圧を書き込むリフレッシュ期間と前記複数の画素形成部へのデータ電圧の書き込みを休止する休止期間とが交互に現れるように前記駆動部を制御することを特徴とする。
前記表示制御部は、前記REF/NREF判別部によりリフレッシュフレームと判定された合計回数が奇数か偶数かを判別した結果を示す奇/偶信号を生成して前記極性偏り算出回路に出力するREF奇/偶判別回路をさらに備え、
前記極性偏り算出回路は、前記データ電圧の書き込みを休止する休止期間の回数をカウントする第1極性カウンタと第2極性カウンタとを含み、前記奇/偶信号に基づいて、前記リフレッシュフレームと判定された回数が奇数のときには、奇数番目のリフレッシュフレームに続く休止期間の回数を前記第1極性カウンタに保持されている休止期間の回数に加算し、偶数のときには、偶数番目のリフレッシュフレームに続く前記休止期間の回数を前記第2極性カウンタに保持されている休止期間の回数に加算し、前記オフ信号が入力されると前記第1極性カウンタに保持されている前記休止期間の回数と、前記第2極性カウンタに保持されている前記休止期間の回数との差を算出して前記極性偏り値とすることを特徴とする。
前記表示制御部は、前記REF/NREF判別部によりリフレッシュフレームと判定された合計回数が奇数か偶数かを判別した結果を示す奇/偶信号を生成して前記極性偏り算出回路に出力するREF奇/偶判別回路をさらに備え、
前記極性偏り算出回路は、前記データ電圧の書き込みを休止する休止期間の時間数をカウントする第1タイマーと第2タイマーとを含み、前記奇/偶信号に基づいて、前記リフレッシュフレームと判定された回数が奇数のときには、奇数番目のリフレッシュフレームに続く休止期間の時間数を前記第1タイマーに保持されている休止期間の時間数に加算し、偶数のときには、偶数番目のリフレッシュフレームに続く前記休止期間の時間数を第2タイマーに保持されている休止期間の時間数に加算し、前記オフ信号が入力されると前記第1タイマーに保持されている前記休止期間の時間数と、前記第2タイマーに保持されている前記休止期間の時間数との差を算出して前記極性偏り値とすることを特徴とする。
前記表示制御部は、前記REF/NREF判別部によりリフレッシュフレームと判定された合計回数が奇数か偶数かを判別した結果を示す奇/偶信号を生成して前記極性偏り算出回路に出力するREF奇/偶判別回路をさらに備え、
前記極性偏り算出回路は、前記データ電圧の書き込みを休止する休止期間の回数をカウントする極性偏りカウンタを含み、前記奇/偶信号に基づいて、前記リフレッシュフレームと判定された回数が奇数のときには、奇数番目のリフレッシュフレームに続く休止期間の回数を前記極性偏りカウンタに保持されている休止期間の回数に加算し、偶数のときには、偶数番目のリフレッシュフレームに続く前記休止期間の回数を前記極性偏りカウンタに保持されている休止期間の回数から減算し、前記オフ信号が入力されると前記極性偏りカウンタに保持されている前記休止期間の回数を算出して前記極性偏り値とすることを特徴とする。
前記画素形成部および前記駆動部に接続されたデータ信号線および走査信号線をさらに備え、
前記画素形成部は、
前記データ電圧を保持するための画素容量と、
前記走査信号線に制御端子が接続され、前記データ信号線に第1導通端子が接続され、前記画素容量に第2導通端子が接続されたスイッチング素子とを含み、
前記スイッチング素子は、酸化物半導体によりチャネル層が形成された薄膜トランジスタを含むことを特徴とする。
前記酸化物半導体は、インジウム、ガリウム、亜鉛、および酸素を主成分とすることを特徴とする。
前記入力画像データに応じた電圧を前記液晶層に印加するステップと、
当該液晶表示装置の電源のオフを指示するオフ信号が入力されると、前記液晶層に印加される電圧の極性の偏りを示す極性偏り値をバランス記憶部に格納するステップと、
前記液晶表示装置の電源をオフするステップと、
前記液晶表示装置の電源がオフされた後に、電源のオンを指示するオン信号が入力されると、前記バランス記憶部から前記極性偏り値を読み出すステップと、
前記極性偏り値が相殺されるように前記液晶層への電圧の印加を制御するステップとを備えることを特徴とする。
本発明の実施形態を説明する前に、上記課題を解決すべく本願発明者によりなされた基礎検討について説明する。
<1.1 全体構成および動作概要>
図4は、本発明の実施形態に係る液晶表示装置100の構成を示すブロック図である。この液晶表示装置100は、表示制御部200と駆動部300と表示部400とを備えている。駆動部300は、ソースドライバ(「データ信号線駆動回路」ともいう)310とゲートドライバ(「走査信号線駆動回路」ともいう)320とを含んでいる。表示部400は液晶パネルを構成する。この液晶パネルは、表示部400とともにソースドライバ310およびゲートドライバ320の双方または一方が一体的に形成された構成としてもよい。液晶表示装置100の外部には、主としてCPU(Central Processing Unit)により構成されるホスト90が設けられている。
図4に示すように、表示制御部200は、REF/NREF判別回路21、フレームメモリ22、REF奇/偶判別回路23、極性偏り算出回路24、バランス記憶回路25およびバランス制御回路26を含んでいる。ホスト90から送信された、入力画像データを含むデータDATはREF/NREF判別回路21およびバランス制御回路26に与えられ、液晶表示装置100をオン/オフするオン信号Sonおよびオフ信号Soffはバランス制御回路26に与えられる。
本実施形態の第1の動作例を説明する。図5(A)~図5(D)は、第1の動作例を示すタイミングチャートである。第1の動作例では、図1に示すように、1秒間に1回の定期リフレッシュが行われ、リフレッシュが行われる毎に、各画素形成部10に保持されているデータ電圧の極性が反転される。
次に、本実施形態の第2の動作例を説明する。図6(A)~図6(C)は、第2の動作例を説明するためのタイミングチャートである。図6(A)は、1回目に電源がオンされてからオフされるまでの極性偏り値の変化を示すタイミングチャートである。図6(A)に示すように、時点t=0において電源がオンされると、最初の1フレーム期間はリフレッシュフレーム期間になり、その後の59フレーム期間はすべて休止フレーム期間になるように休止駆動が行われる。これにより、極性偏り値Wが単調に増加する。時点t=2の経過時点で極性が反転させ、同様の休止駆動が行われる。これにより、極性偏り値Wが単調に減少する。そして、t=2~3の間の時点t=tcにおいてオフ信号Soffが与えられれば、時点t=tcにおける極性偏り値W1がバランス記憶回路25に格納され、その後に液晶表示装置100の動作が停止される。
上記実施形態によれば、電源のオフを指示するオフ信号Soffが入力されると、電源オフ時の極性偏り値Wがバランス記憶回路25に格納される。そして、電源が再びオンされたときに、極性偏り値Wがバランス記憶回路25から読み出されバランス制御回路26に与えられる。バランス制御回路26は、当該極性偏り値Wを相殺するために休止フレーム期間の挿入を開始する。休止フレーム期間を挿入することによって、液晶層への印加電圧が相殺されるので、休止フレーム期間が挿入される毎に極性偏り値Wが“1”だけデクリメントされ、極性偏り値Wが“0”になった時点で休止フレーム期間の挿入が中止される。この中止時点では、電源オフ時点における極性偏り値Wが挿入された休止フレーム期間によって相殺されるので、通常の休止駆動を開始する前における液晶層への印加電圧の時間的積分値は実質的に“0”になる。このように、オフ信号の入力時点における極性偏り値を、電源がオンされた後に短時間で相殺することができる。
<2.1 第1の変形例>
上記実施形態の第1の変形例について説明する。この変形例は、上記実施形態における液晶表示装置100の表示制御部200の構成を部分的に変更したものである。
(2)各フレーム期間につき当該フレーム期間がリフレッシュフレーム期間か休止フレーム期間かを示す専用の信号をホスト90から受け取る。
(3)各フレーム期間につき当該フレーム期間がリフレッシュフレーム期間か休止フレーム期間かを示すデータをホスト90が表示制御部200内に設けられた特定のレジスタに書き込む。
(4)ホスト90から受信するデータDATに入力画像データが含まれている場合には次のフレーム期間はリフレッシュフレーム期間であると判定し、入力画像データが含まれていない場合には次のフレーム期間は休止フレーム期間であると判定する。
(5)ホスト90から受信するデータDATに入力画像データが含まれていない場合において、定期的にリフレッシュが行われるように、各フレーム期間につき当該フレーム期間がリフレッシュフレーム期間か休止フレーム期間かを判別する。
上記実施形態の第2の変形例について説明する。図7は、本変形例に係る液晶表示装置の表示制御部200の構成を示すブロック図である。この変形例は、図7に示すように、図4に示す表示制御部200の極性偏り算出回路24の構成を部分的に変更したものであり、図4に示す構成と同様の構成についての詳しい説明は省略する。
上記実施形態の第3の変形例について説明する。図8は、本変形例に係る液晶表示装置の表示制御部200の構成を示すブロック図である。この変形例は、図8に示すように、図4に示す表示制御部200の極性偏り算出回路24の構成を部分的に変更したものであり、図4に示す構成と同様の構成についての詳しい説明は省略する。
上記実施形態の第4の変形例について説明する。上記実施形態では、定期リフレッシュのみが行われるとした。しかし、本変形例では、定期リフレッシュだけでなくさらに強制リフレッシュも行われる。なお、定期リフレッシュまたは強制リフレッシュのためのリフレッシュフレーム期間以外のフレーム期間は休止フレーム期間になる。
上記実施形態の第5の変形例について説明する。上記実施形態では、各画素形成部10内のスイッチング素子として酸化物TFT(より詳細にはIn-Ga-Zn-Oをチャネル層に用いたTFT)を使用しているので、オフリーク電流が極めて小さい。しかし、当該スイッチング素子として、アモルファスシリコン、多結晶シリコン等のシリコン系のTFT等を使用することもできる。この場合には、シリコン系のTFTのオフリーク電流が大きいので、電源をオフしてから再びオンするまでの時間が長い場合には、画素容量に蓄積された電荷が放電されてしまう。そこで、再び電源をオンしたときに極性偏り値Wを“0”にするために必要であった休止フレーム期間を挿入するための動作を省略することも可能である。
上記実施形態の第6の変形例について説明する。上記実施形態では、バランス記憶回路25はフラッシュメモリ等の不揮発性メモリによって構成されているとする。しかし、バランス記憶回路25はDRAM(Dynamic Random Memory)等の揮発性メモリによって構成されていてもよい。これにより、液晶表示装置を搭載した電子機器等のシステムにおいて、液晶表示装置の電源がオフされても、バランス記憶回路25を構成するDRAMには電源が供給されるように設計されていれば、バランス記憶回路25は極性偏り値Wを記憶し続けることができる。
上記実施形態およびその変形例に係る液晶表示装置100は、休止駆動が行われることを前提としている。しかし、本発明は、これに限定されるものではなく、休止期間の現れない通常の駆動が行われる液晶表示装置にも適用可能である。通常の駆動方式による液晶表示装置であっても、極性を反転させずにデータ電圧を複数フレーム期間にわたって画素形成部に書き込むような場合には、本発明は特に有効である。また、表示制御部200は全てハードウェアで実現されているが、表示制御部200における構成の一部または全部をソフトウェア的に実現してもよい。
11 …薄膜トランジスタ(TFT)
12 …画素電極
13 …共通電極
21 …REF/NREF判別回路
22 …フレームメモリ
23 …RFE奇/偶判別回路
23a …奇偶ビットレジスタ
24 …極性偏り算出回路
24a …第1極性カウンタ
24b …第2極性カウンタ
24c …極性偏りカウンタ
24d …極性偏りカウンタ
24e …第1タイマー
24f …第2タイマー
24g …極性偏りカウンタ
25 …バランス記憶回路
26 …バランス制御回路
100 …液晶表示装置
200 …表示制御部
300 …駆動部
310 …ソースドライバ
320 …ゲートドライバ
400 …表示部
Cp …画素容量
Son …オン信号
Soff…オフ信号
W …極性偏り値
Z …極性偏り値
V …極性偏り時間
Claims (15)
- 入力画像データに応じた電圧を液晶層に印加することにより前記入力画像データの表す画像を表示部に表示する液晶表示装置であって、
前記入力画像データに応じた電圧を前記液晶層に印加するための駆動部と、
前記液晶表示装置の電源のオフを指示するオフ信号が入力されると、前記オフ信号の入力時点までに前記液晶層に印加された電圧の極性偏り度合いを示す極性偏り値を記憶し、その後に前記電源のオンを指示するオン信号が入力されると、前記画像を前記表示部に表示する前に、前記極性偏り値が相殺されるように前記駆動部を駆動する表示制御部とを備えることを特徴とする、液晶表示装置。 - 前記表示部は、前記液晶層に印加すべき電圧をデータ電圧として保持するように構成された複数の画素形成部を含み、
前記表示制御部は、
前記極性偏り値を格納可能なバランス記憶部と、
前記極性偏り値を算出するとともに、前記オフ信号が入力されると前記極性偏り値を前記バランス記憶部に格納する極性偏り算出部と、
前記オン信号が入力されると、前記バランス記憶部に格納されている前記極性偏り値を読み出し、前記極性偏り値が相殺されるように前記駆動部を制御するバランス制御部とを備えることを特徴とする、請求項1に記載の液晶表示装置。 - 前記極性偏り算出部は、前記データ電圧の書き込みを休止する休止期間の回数をカウントする第1極性カウンタと第2極性カウンタとを含み、前記オン信号の入力後に与えられる第1極性の休止フレーム期間の回数を前記第1極性カウンタに保持されている回数に加算し、前記第1の極性と異なる第2極性の休止フレーム期間の回数を第2極性カウンタに保持されている回数に加算し、前記オフ信号が入力されると前記第1極性カウンタに保持されている前記第1極性の休止フレーム期間の回数と、前記第2極性カウンタに保持されている前記第2極性の休止フレーム期間の回数との差を算出して前記極性偏り値とすることを特徴とする、請求項2に記載の液晶表示装置。
- 前記極性偏り算出部は、前記データ電圧の書き込みを休止する休止期間の時間数をカウントする第1タイマーと第2タイマーとを含み、前記オン信号の入力後に与えられる第1極性の休止フレーム期間の時間数を前記第1タイマーに保持されている時間数に加算し、前記第1極性と異なる第2極性の休止フレーム期間の時間数を第2タイマーに保持されている時間数に加算し、前記オフ信号が入力されると前記第1タイマーに保持されている前記第1極性の休止フレーム期間の時間数と、前記第2タイマーに保持されている前記第2極性の休止フレーム期間の時間数との差を算出して前記極性偏り値とすることを特徴とする、請求項2に記載の液晶表示装置。
- 前記極性偏り算出部は、前記データ電圧の書き込みを休止する休止期間の回数をカウントする極性偏りカウンタを含み、前記オン信号の入力後に与えられる休止フレーム期間の極性が第1極性である場合には、前記極性偏りカウンタに保持されている休止期間の回数に、前記第1極性のフレーム期間の回数を加算し、休止フレーム期間の極性が第1極性と異なる第2極性である場合には、前記極性偏りカウンタに保持されている休止期間の回数から、前記第2極性のフレーム期間の回数を減算し、前記オフ信号が入力されると前記極性偏りカウンタに保持されている休止フレーム期間の回数を前記極性偏り値とすることを特徴とする、請求項2に記載の液晶表示装置。
- 前記表示制御部は、各フレーム期間につき当該フレーム期間が前記複数の画素形成部にデータ電圧を書き込むリフレッシュ期間か前記複数の画素形成部への前記データ電圧の書き込みを休止する休止期間かを判別するREF/NREF判別部をさらに備え、
前記バランス制御部は、オフ信号が入力された後に前記オン信号が再び入力されると、前記オフ信号の入力時点における前記極性偏り値とは異なる極性の休止期間が挿入されるように前記駆動部を制御することを特徴とする、請求項2に記載の液晶表示装置。 - 前記REF/NREF判別部は、先行するフレーム期間のための画像データと後続のフレーム期間のための画像データとを比較することによって画像変化の有無を検出し、画像変化の有無により前記後続のフレーム期間がリフレッシュ期間か休止期間かを判別することを特徴とする、請求項6に記載の液晶表示装置。
- 前記REF/NREF判別部は、先行するフレーム期間のための画像データを用いた所定の演算処理の結果と後続のフレーム期間のための画像データを用いた前記演算処理の結果とを比較することによって画像変化の有無を検出し、前記画像変化の有無により前記後続のフレーム期間がリフレッシュ期間か休止期間かを判別することを特徴とする、請求項6に記載の液晶表示装置。
- 前記バランス制御部は、前記休止期間を挿入することによって前記極性偏りの度合が解消された後に、リフレッシュ期間を挿入して前記液晶層に印加する電圧の極性を反転させ、さらに前記複数の画素形成部に前記データ電圧を書き込むリフレッシュ期間と前記複数の画素形成部へのデータ電圧の書き込みを休止する休止期間とが交互に現れるように前記駆動部を制御することを特徴とする、請求項6に記載の液晶表示装置。
- 前記表示制御部は、前記REF/NREF判別部によりリフレッシュフレームと判定された合計回数が奇数か偶数かを判別した結果を示す奇/偶信号を生成して前記極性偏り算出回路に出力するREF奇/偶判別回路をさらに備え、
前記極性偏り算出回路は、前記データ電圧の書き込みを休止する休止期間の回数をカウントする第1極性カウンタと第2極性カウンタとを含み、前記奇/偶信号に基づいて、前記リフレッシュフレームと判定された回数が奇数のときには、奇数番目のリフレッシュフレームに続く休止期間の回数を前記第1極性カウンタに保持されている休止期間の回数に加算し、偶数のときには、偶数番目のリフレッシュフレームに続く前記休止期間の回数を前記第2極性カウンタに保持されている休止期間の回数に加算し、前記オフ信号が入力されると前記第1極性カウンタに保持されている前記休止期間の回数と、前記第2極性カウンタに保持されている前記休止期間の回数との差を算出して前記極性偏り値とすることを特徴とする、請求項6に記載の液晶表示装置。 - 前記表示制御部は、前記REF/NREF判別部によりリフレッシュフレームと判定された合計回数が奇数か偶数かを判別した結果を示す奇/偶信号を生成して前記極性偏り算出回路に出力するREF奇/偶判別回路をさらに備え、
前記極性偏り算出回路は、前記データ電圧の書き込みを休止する休止期間の時間数をカウントする第1タイマーと第2タイマーとを含み、前記奇/偶信号に基づいて、前記リフレッシュフレームと判定された回数が奇数のときには、奇数番目のリフレッシュフレームに続く休止期間の時間数を前記第1タイマーに保持されている休止期間の時間数に加算し、偶数のときには、偶数番目のリフレッシュフレームに続く前記休止期間の時間数を第2タイマーに保持されている休止期間の時間数に加算し、前記オフ信号が入力されると前記第1タイマーに保持されている前記休止期間の時間数と、前記第2タイマーに保持されている前記休止期間の時間数との差を算出して前記極性偏り値とすることを特徴とする、請求項6に記載の液晶表示装置。 - 前記表示制御部は、前記REF/NREF判別部によりリフレッシュフレームと判定された合計回数が奇数か偶数かを判別した結果を示す奇/偶信号を生成して前記極性偏り算出回路に出力するREF奇/偶判別回路をさらに備え、
前記極性偏り算出回路は、前記データ電圧の書き込みを休止する休止期間の回数をカウントする極性偏りカウンタを含み、前記奇/偶信号に基づいて、前記リフレッシュフレームと判定された回数が奇数のときには、奇数番目のリフレッシュフレームに続く休止期間の回数を前記極性偏りカウンタに保持されている休止期間の回数に加算し、偶数のときには、偶数番目のリフレッシュフレームに続く前記休止期間の回数を前記極性偏りカウンタに保持されている休止期間の回数から減算し、前記オフ信号が入力されると前記極性偏りカウンタに保持されている前記休止期間の回数を算出して前記極性偏り値とすることを特徴とする、請求項6に記載の液晶表示装置。 - 前記画素形成部および前記駆動部に接続されたデータ信号線および走査信号線をさらに備え、
前記画素形成部は、
前記データ電圧を保持するための画素容量と、
前記走査信号線に制御端子が接続され、前記データ信号線に第1導通端子が接続され、前記画素容量に第2導通端子が接続されたスイッチング素子とを含み、
前記スイッチング素子は、酸化物半導体によりチャネル層が形成された薄膜トランジスタを含むことを特徴とする、請求項2に記載の液晶表示装置。 - 前記酸化物半導体は、インジウム、ガリウム、亜鉛、および酸素を主成分とすることを特徴とする、請求項13に記載の液晶表示装置
- 入力画像データに応じた電圧を表示部の液晶層に印加することにより当該入力画像データの表す画像を当該表示部に表示する液晶表示装置の駆動方法であって、
前記入力画像データに応じた電圧を前記液晶層に印加するステップと、
当該液晶表示装置の電源のオフを指示するオフ信号が入力されると、前記液晶層に印加される電圧の極性の偏りを示す極性偏り値をバランス記憶部に格納するステップと、
前記液晶表示装置の電源をオフするステップと、
前記液晶表示装置の電源がオフされた後に、電源のオンを指示するオン信号が入力されると、前記バランス記憶部から前記極性偏り値を読み出すステップと、
前記極性偏り値が相殺されるように前記液晶層への電圧の印加を制御するステップとを備えることを特徴とする、液晶表示装置の駆動方法。
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2015504218A JP6067097B2 (ja) | 2013-03-08 | 2014-02-12 | 液晶表示装置 |
CN201480010844.2A CN105027189B (zh) | 2013-03-08 | 2014-02-12 | 液晶显示装置及其驱动方法 |
US14/770,886 US9865206B2 (en) | 2013-03-08 | 2014-02-12 | Liquid crystal display device including display control circuitry configured to store a polarity bias value |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2013046430 | 2013-03-08 | ||
JP2013-046430 | 2013-03-08 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2014136537A1 true WO2014136537A1 (ja) | 2014-09-12 |
Family
ID=51491062
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2014/053129 WO2014136537A1 (ja) | 2013-03-08 | 2014-02-12 | 液晶表示装置およびその駆動方法 |
Country Status (4)
Country | Link |
---|---|
US (1) | US9865206B2 (ja) |
JP (1) | JP6067097B2 (ja) |
CN (1) | CN105027189B (ja) |
WO (1) | WO2014136537A1 (ja) |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2015072402A1 (ja) * | 2013-11-15 | 2015-05-21 | シャープ株式会社 | 液晶表示装置およびその駆動方法 |
KR102278396B1 (ko) * | 2014-07-11 | 2021-07-19 | 삼성디스플레이 주식회사 | 표시 패널의 구동 방법 및 이를 수행하기 위한 표시 장치 |
KR20160056197A (ko) * | 2014-11-11 | 2016-05-19 | 삼성전자주식회사 | 디스플레이 제어 방법 및 그 전자 장치 |
CN105654917B (zh) * | 2016-04-08 | 2018-03-30 | 京东方科技集团股份有限公司 | 极性反转驱动方法、数据驱动器及液晶面板 |
JP2019056740A (ja) * | 2017-09-20 | 2019-04-11 | シャープ株式会社 | 液晶表示装置 |
KR102559088B1 (ko) * | 2018-08-07 | 2023-07-24 | 엘지디스플레이 주식회사 | 액정 표시장치와 그 구동방법 |
JP7139261B2 (ja) * | 2019-01-28 | 2022-09-20 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
CN114627828B (zh) * | 2020-12-10 | 2023-07-11 | 夏普株式会社 | 液晶显示装置及其驱动方法 |
US11397490B2 (en) | 2020-12-10 | 2022-07-26 | Sharp Kabushiki Kaisha | Liquid crystal display device and method for driving same |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH10123486A (ja) * | 1996-10-25 | 1998-05-15 | Omron Corp | 液晶表示装置 |
JP2002304161A (ja) * | 2001-01-30 | 2002-10-18 | Semiconductor Energy Lab Co Ltd | 液晶表示装置 |
WO2005081054A1 (ja) * | 2004-02-20 | 2005-09-01 | Toshiba Matsushita Display Technology Co., Ltd. | 液晶表示装置 |
JP2008276053A (ja) * | 2007-05-02 | 2008-11-13 | Canon Inc | 液晶表示装置 |
JP2010197806A (ja) * | 2009-02-26 | 2010-09-09 | Seiko Epson Corp | 液晶表示装置、制御方法および電子機器 |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3766926B2 (ja) | 2000-04-28 | 2006-04-19 | シャープ株式会社 | 表示装置の駆動方法およびそれを用いた表示装置ならびに携帯機器 |
EP1296174B1 (en) | 2000-04-28 | 2016-03-09 | Sharp Kabushiki Kaisha | Display unit, drive method for display unit, electronic apparatus mounting display unit thereon |
JP3868826B2 (ja) * | 2002-02-25 | 2007-01-17 | シャープ株式会社 | 画像表示装置の駆動方法および画像表示装置の駆動装置 |
JP2005148362A (ja) * | 2003-11-14 | 2005-06-09 | Seiko Instruments Inc | Tft液晶パネルの駆動方法及びtft液晶パネル駆動モジュール |
US8847861B2 (en) * | 2005-05-20 | 2014-09-30 | Semiconductor Energy Laboratory Co., Ltd. | Active matrix display device, method for driving the same, and electronic device |
JP5179572B2 (ja) * | 2008-04-11 | 2013-04-10 | シャープ株式会社 | 表示装置の駆動回路および表示装置 |
US20100295833A1 (en) * | 2008-04-11 | 2010-11-25 | Masaaki Nishio | Display device and method of driving display device |
US8872809B2 (en) * | 2009-04-03 | 2014-10-28 | Sharp Kabushiki Kaisha | Liquid crystal display apparatus, drive circuit therefor, and drive method therefor |
JP2011085680A (ja) | 2009-10-14 | 2011-04-28 | Epson Imaging Devices Corp | 液晶表示装置、走査線駆動回路および電子機器 |
JP4883729B2 (ja) * | 2009-10-30 | 2012-02-22 | 東芝モバイルディスプレイ株式会社 | 液晶表示装置および液晶表示装置の駆動方法 |
WO2011081010A1 (en) * | 2009-12-28 | 2011-07-07 | Semiconductor Energy Laboratory Co., Ltd. | Liquid crystal display device and electronic device |
JP2013044992A (ja) * | 2011-08-25 | 2013-03-04 | Seiko Epson Corp | 電気光学装置および電子機器 |
CN102842299B (zh) * | 2012-09-13 | 2015-04-08 | 京东方科技集团股份有限公司 | 一种液晶显示装置的驱动方法、驱动装置及液晶显示装置 |
-
2014
- 2014-02-12 WO PCT/JP2014/053129 patent/WO2014136537A1/ja active Application Filing
- 2014-02-12 JP JP2015504218A patent/JP6067097B2/ja not_active Expired - Fee Related
- 2014-02-12 CN CN201480010844.2A patent/CN105027189B/zh not_active Expired - Fee Related
- 2014-02-12 US US14/770,886 patent/US9865206B2/en active Active
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH10123486A (ja) * | 1996-10-25 | 1998-05-15 | Omron Corp | 液晶表示装置 |
JP2002304161A (ja) * | 2001-01-30 | 2002-10-18 | Semiconductor Energy Lab Co Ltd | 液晶表示装置 |
WO2005081054A1 (ja) * | 2004-02-20 | 2005-09-01 | Toshiba Matsushita Display Technology Co., Ltd. | 液晶表示装置 |
JP2008276053A (ja) * | 2007-05-02 | 2008-11-13 | Canon Inc | 液晶表示装置 |
JP2010197806A (ja) * | 2009-02-26 | 2010-09-09 | Seiko Epson Corp | 液晶表示装置、制御方法および電子機器 |
Also Published As
Publication number | Publication date |
---|---|
US9865206B2 (en) | 2018-01-09 |
US20160012789A1 (en) | 2016-01-14 |
JP6067097B2 (ja) | 2017-01-25 |
CN105027189A (zh) | 2015-11-04 |
CN105027189B (zh) | 2017-07-11 |
JPWO2014136537A1 (ja) | 2017-02-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP6067097B2 (ja) | 液晶表示装置 | |
WO2014103914A1 (ja) | 液晶表示装置およびその駆動方法 | |
JP6293167B2 (ja) | 液晶表示装置およびその駆動方法 | |
JP5885760B2 (ja) | 表示装置およびその駆動方法 | |
US9607541B2 (en) | Liquid crystal display device and method for driving same | |
US9818375B2 (en) | Liquid-crystal display device and drive method thereof | |
JP6169189B2 (ja) | 液晶表示装置およびその駆動方法 | |
TWI516004B (zh) | 驅動裝置、驅動方法及顯示裝置 | |
JP6153530B2 (ja) | 液晶表示装置およびその駆動方法 | |
WO2013154039A1 (ja) | 液晶表示装置およびその駆動方法 | |
JP2014228561A (ja) | 液晶表示装置、液晶表示装置の制御方法、液晶表示装置の制御プログラムおよびその記録媒体 | |
WO2010146742A1 (ja) | 表示駆動回路、表示装置及び表示駆動方法 | |
US9412317B2 (en) | Display device and method of driving the same | |
US9959828B2 (en) | Method and apparatus for driving display panels during display-off periods | |
WO2017047464A1 (ja) | 液晶表示装置およびその駆動方法 | |
WO2016088666A1 (ja) | 表示装置が接続されるデータ処理装置および表示装置の制御方法 | |
JP6033414B2 (ja) | 液晶表示装置 | |
JP6198818B2 (ja) | 液晶表示装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 201480010844.2 Country of ref document: CN |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 14760820 Country of ref document: EP Kind code of ref document: A1 |
|
ENP | Entry into the national phase |
Ref document number: 2015504218 Country of ref document: JP Kind code of ref document: A |
|
WWE | Wipo information: entry into national phase |
Ref document number: 14770886 Country of ref document: US |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 14760820 Country of ref document: EP Kind code of ref document: A1 |