WO2014048051A1 - 基于Chen型系统的分数阶四个系统自动切换混沌系统方法及模拟电路 - Google Patents
基于Chen型系统的分数阶四个系统自动切换混沌系统方法及模拟电路 Download PDFInfo
- Publication number
- WO2014048051A1 WO2014048051A1 PCT/CN2013/000421 CN2013000421W WO2014048051A1 WO 2014048051 A1 WO2014048051 A1 WO 2014048051A1 CN 2013000421 W CN2013000421 W CN 2013000421W WO 2014048051 A1 WO2014048051 A1 WO 2014048051A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- pin
- resistor
- operational amplifier
- multiplier
- capacitor
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols
- H04L9/001—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols using chaotic signals
Definitions
- the invention relates to a method for automatically switching a chaotic system based on a four-segment system of a Chen-type system, in particular to a method and an analog circuit for automatically switching a chaotic system based on a four-segment system of a Chen-type system.
- the present invention provides a method and an analog circuit for automatically switching chaotic systems of Chen-type fractional four systems, enriching the automatic switching chaotic system.
- the number and type of chaos increases the randomness of chaotic systems and has a good application prospect in secure communication.
- the technical problem to be solved by the present invention is to provide a method and an analog circuit for automatically switching chaotic systems of four systems based on the Chen-type system.
- the invention adopts the following technical means to achieve the object of the invention:
- a method for automatically switching a chaotic system based on a fractional-order four system of a Chen-type system characterized in that it comprises the following steps:
- the first pin of the operational amplifier U1 is connected to the second pin through the resistor R, and is connected to the sixth pin through the resistor R1, and the third pin, the fifth pin, the tenth pin, and the twelfth pin.
- the ground is grounded, the fourth pin is connected to VCC, the eleventh pin is connected to VEE, the sixth pin is connected in parallel with the resistor Rcll and the capacitor C11, and then connected in parallel with the resistor Rcl2 and the capacitor C12, and connected in parallel with the resistor Rcl3 and the capacitor C13.
- the 7th pin is connected to the 13th pin through the resistor R13, connected to the 1st pin of U4, connected to the 2nd pin of U5 through the resistor Ral, connected to the 5th pin of U7, connected to U8
- the 2nd pin is connected to the 1st pin of U9
- the 8th pin is connected to the 9th pin through the resistor R25
- the 13th pin is connected to the 14th pin through the resistor R14.
- the 14th pin is connected to the 2nd pin through the potentiometer Rl l, and is connected to the 2nd pin of U2 through the potentiometer R22;
- the first pin of the operational amplifier U2 is connected to the second pin through the resistor Ry, and is connected to the sixth pin through the resistor R2, and the third pin, the fifth pin, the tenth pin, and the twelfth pin
- the ground is grounded
- the fourth pin is connected to VCC
- the eleventh pin is connected to VEE
- the sixth pin is connected in parallel with the resistor Rc21 and the capacitor C21, and then connected in parallel with Rc22 and capacitor C22, and then connected in parallel with Rc23 and capacitor C23.
- the 7th pin, the 7th pin is connected to the 2nd pin via the potentiometer R23, the 9th pin of U1 is connected to R24 through the resistor, the 2nd pin of U1 is connected to the second pin of U1 via the potentiometer R12, and the U5 is connected to the U5 via Ra6.
- 11 pin, connected to the 11th pin of U7, connected to the 13th pin of U8, connected to the 1st pin of U10, the 8th pin is connected to the ⁇ pin through the resistor R33, first connected in parallel with Rc31 and capacitor C31. Connect Rc32 and capacitor C32 in parallel, connect resistor Rc33 and capacitor C33 in parallel and connect to pin 9.
- Pin 13 is connected to pin 14 through resistor R34.
- Pin 14 is connected to U3 via potentiometer R32. 2 pin, connected to the 3rd pin of U4;
- the first pin of the operational amplifier U3 is connected to the second pin through the resistor Rz, and is connected to the ninth pin of the U2 through the resistor R3, and the second pin of the U3 is connected to the 14 pin of the U2 through R3:i. 3 pin ground, 4th pin connected to VCC, 5th pin, 6th pin, 7th pin I pin, 8th pin, 9th pin, 10th pin, 12th pin, 13th Pin, pin 14 is left floating, pin 11 is connected to VEE;
- the first pin of the multiplier U4 is connected to the first pin of the UI, the third pin is connected to the 14th pin of U2, the second, fourth, and sixth pins are grounded, and the fifth pin is connected to VEE. 7 pin is connected to the second pin of U2 through resistor R21, and the eighth pin is connected to VCC;
- the first pin of the operational amplifier U5 is connected to the second pin through the diode D3, the second pin is connected to the seventh pin of U1 through the resistor Ral, and the first pin is connected through the series of the resistor Ra2 and the diode D4, and the resistor is passed through the resistor.
- Ral and resistor Ra5 are connected in series to pin 6 and connected to pin 6 through resistor Ra3.
- Pin 3, pin 5, pin 10, pin 12 are grounded, and pin 4 is connected to VCC.
- 1 1 pin is connected to VEE, the 6th pin is connected to the 7th pin through the resistor Ra4, the 7th pin is connected to the 6th pin of U6, the 8th pin is the first pin: the fourth pin of the U6, through the resistor Ra9 Connect the 9th pin, the 9th pin is connected to the 14th pin through the series connection of the resistor Ra8 and the diode D6, the 13th pin is connected to the 14th pin through the series connection of the resistor Ra7 and the diode D6, and the 14th pin is connected through the diode D5. Pin 13;
- the first bow of the analog switch U6 the second pin of the foot U7, the second pin and the 14th pin are connected to the positive 14V power supply, the third pin is connected to the negative 14V power supply, and the fourth pin is connected to the seventh of the U10.
- Pin, pin 5 is connected to pin 8 of U5
- pin 6 is connected to pin 7 of U9
- pin 7 is connected to pin 7 of U5
- pin 8 is connected to U3 via potentiometer R31 2nd pin, 9th pin, 10th pin, 11th pin, 12th pin, 13th pin is left floating, pin 15 is grounded, pin 16 is connected to pin 13 of U7;
- the first pin, the sixth pin I, the seventh pin, the eighth pin, the ninth pin, and the fourteenth of the voltage comparator U7 The pin is left floating, the second pin is connected to the positive 14V power supply through the resistor R01, and the series connection is made through the diode D1 and the resistor R02.
- the 13th pin is connected to the 14V power supply through the resistor R03, and is connected to the series through the diode D2 and the resistor R03.
- the first pin of the operational amplifier U8 is connected to the sixth pin through the resistor Rsl, the second pin is connected to the seventh pin of U1, the third pin I, the fifth pin, the tenth pin, and the twelfth pin are grounded.
- the 4th pin is connected to VCC
- the 11th pin is connected to VEE
- the 6th pin is connected to the 7th pin through the resistor Rs2
- the 7th pin is connected to the 3rd pin of U10
- the 8th pin is connected to the 3rd lead of U9.
- Pin, the 9th pin is connected to the 14th pin through the resistor Rs3, and the 13th pin is connected to the 7th pin of U2;
- the first pin of the multiplier U9 is connected to the seventh pin of U1, the third pin is connected to the eighth pin of U8, the second pin, the fourth pin, the sixth pin is grounded, and the fifth pin Connect to VEE, pin 7 is connected to pin 6 of U6, pin 8 is connected to VCC;
- the first pin of the multiplier U10 is connected to the seventh pin of U2, the third pin is connected to the seventh pin of U8, the second pin, the fourth pin, the sixth pin are grounded, and the fifth pin I
- the pin is connected to VEE, and the 7th pin is connected to the 4th pin of U6 and the 8th pin is connected to vcc.
- the multiplier U10 is composed of a voltage comparator U7 and an analog switch U6.
- the operational amplifier U1 is connected to a voltage comparator U7, an operational amplifier U5, an operational amplifier U8, a multiplier U4, an operational amplifier U2, and the operational amplifier U2 is connected to an operational amplifier.
- the first pin of the operational amplifier U1 is connected to the second pin through the resistor Rx, and is connected to the sixth pin through the resistor R1, and the third pin, the fifth pin, the tenth pin, and the twelfth pin.
- the ground is grounded, the fourth pin is connected to VCC, the eleventh pin is connected to VEE, the sixth pin is connected in parallel with the resistor Rcl l and the capacitor C11, and then connected in parallel with the resistor Rcl2 and the capacitor C12, and connected to the resistor Rcl3 and the capacitor C13.
- the 7th pin is connected to the 13th pin through the resistor R13, connected to the 1st pin of U4, connected to the 2nd pin I of U5 through the resistor Ral, connected to the 5th pin of U7,
- the second pin of U8 is connected to the first pin of U9.
- the eighth pin is connected to pin 9 through resistor R25.
- the 13th pin is connected to pin 14 through resistor R14.
- the 14th pin is connected to potentiometer R11.
- the second pin is connected to the second pin of U2 through the potentiometer R22;
- the first pin of the operational amplifier U2 is connected to the second pin through the resistor Ry, and is connected to the sixth pin through the resistor R2, and the third pin, the fifth pin, the tenth pin, and the twelfth pin
- the ground is grounded
- the fourth pin is connected to VCC
- the eleventh pin is connected to VEE
- the sixth pin is connected in parallel with the resistor Rc21 and the capacitor C21, and then connected in parallel with Rc22 and capacitor C22.
- Rc23 and capacitor C23 are connected in parallel to the 7th pin
- the 7th pin is connected to the 2nd pin through the potentiometer R23
- the 9th pin of U1 is connected to the R24 through the resistor
- the 2nd of the U1 is connected to the potentiometer R12.
- the pin is connected to the 11th pin of U5 through Ra6, the 11th pin of U7, the 13th pin of U8, the 1st pin of U10, and the 8th pin is connected to the 13th pin through resistor R33.
- Pin 13 is connected to pin 14 through resistor R34.
- the 14 pin is connected to the second pin of U3 through the potentiometer R32, and the third pin of U4;
- the first pin of the operational amplifier U3 is connected to the second pin through the resistor Rz, and is connected to the ninth pin of the U2 through the resistor R3, and the second pin of the U3 is connected through the 113?_1; , the third pin is grounded, the fourth pin is connected to VCC, the fifth pin, the sixth pin, the first pin I, the eighth pin, the ninth pin, the tenth pin, the twelfth pin, The 13th pin and the 14th pin are left floating, and the 11th pin is connected to VEE;
- the first pin of the multiplier U4 is connected to the seventh pin of U1, the third pin is connected to the 14th pin of U2, the second, fourth, and sixth pins are grounded, and the fifth pin I is connected to VEE, 7 pin is connected to the second pin of U2 through resistor R21, and the eighth pin is connected to VCC;
- the first pin of the operational amplifier U5 is connected to the second pin through the diode D3, the second pin is connected to the seventh pin of U1 through the resistor Ral, and the first pin is connected through the series of the resistor Ra2 and the diode D4.
- the resistor Ral and the resistor Ra5 are connected in series to the sixth pin, and the sixth pin is connected via the resistor Ra3.
- the third pin, the fifth pin, the tenth pin, and the twelfth pin are grounded, and the fourth pin is connected to VCC.
- the 1st pin is connected to VEE, the 6th pin is connected to the 7th pin through the resistor Ra4, the 7th pin is connected to the 6th pin of U6, the 8th pin; the 4th pin of the U6 is connected through the resistor Ra9
- the 9th pin, the 9th pin is connected to the 14th pin through the series connection of the resistor Ra8 and the diode D6, the 13th pin is connected to the 14th pin through the series connection of the resistor Ra7 and the diode D6, and the 14th pin is connected through the diode D5. 13 pins;
- the first bow of the analog switch U6 the second pin of the foot W, the second pin and the 14th pin are connected to the positive 14V power supply, the third pin is connected to the negative 14V power supply, and the fourth pin is connected to the seventh of the U10.
- Pin, pin 5 is connected to the 8th pin I of U5
- the 6th pin the 7th pin of the U9 pin, the 7th pin is connected to the 7th pin of U5
- the 8th pin is passed through the potentiometer R3 I Connect to the second pin of U3, the 9th pin, the 10th pin, the 11th pin, the 12th pin, the 13th pin is floating, the 15th pin is grounded
- the 16th pin is connected to the 13th of U7 Feet
- the first pin, the sixth pin, the seventh pin, the eighth pin, the ninth pin, and the fourteenth pin of the voltage comparator U7 are suspended, and the second pin is connected to the positive 14V through the resistor R01.
- the 13th pin is connected to the power supply of £4V through the resistor R03, and is connected in series through the diode D2 and the resistor R03;
- the first pin of the operational amplifier U8 is connected to the sixth pin through the resistor Rsl, the second pin is connected to the seventh pin of U1, the third bow, the fifth pin, the tenth pin, and the twelfth pin are grounded.
- the 4th pin is connected to VCC
- the 11th pin is connected VEE
- the 6th pin is connected to the 7th pin through the resistor Rs2
- the 7th pin is connected to the 3rd pin of U10
- the 8th pin is connected to the 3rd pin of U9
- the 9th pin is connected to the third pin through the resistor R S 3 14-pin
- the 13th pin is connected to the 7th pin of U2;
- the first pin of the multiplier U9 is connected to the seventh pin of U1, the third pin is connected to the eighth pin of U8, the second pin, the fourth pin, the sixth pin are grounded, and the fifth pin Connect to VEE, the 7th pin is connected to the 6th pin of U6, and the 8th pin is connected to VCC;
- the first pin of the multiplier U10 is connected to the seventh pin of U2
- the third pin is connected to the seventh pin of U8
- the second pin, the fourth pin, the sixth pin are grounded
- the fifth pin Connect to VEE, the 7th pin of the 7th pin and the U6 pin 8 pin 8
- FIG. 1 is a schematic diagram of a circuit connection structure according to a preferred embodiment of the present invention.
- Figure 2 shows the structure of the peripheral circuit of the operational amplifier U1.
- FIG. 3 shows the structure of the peripheral circuits of the operational amplifier U2 and the multiplier U4.
- FIG. 5 shows the structure of the peripheral circuits of the operational amplifier U8, multiplier U9 and multiplier U10.
- Figure 6 shows the structure of the peripheral circuit of the operational amplifier U3, voltage comparator U7 and analog switch U6.
- the first pin of the operational amplifier U1 is connected to the second pin through the resistor Rx, and is connected to the sixth pin through the resistor R1, and the third pin, the fifth pin, the tenth pin, and the twelfth pin.
- the ground is grounded, the fourth pin is connected to VCC, the eleventh pin is connected to VEE, the sixth pin is connected in parallel with the resistor Rcli and the capacitor C11, and then the parallel connection of the resistor Rcl2 and the capacitor C12 is connected.
- the 7th pin is connected to the 13th pin through the resistor R13, connected to the 1st pin I of U4, and connected to the 2nd pin of U5 through the resistor Ral.
- the 5th pin of U7 is connected to the 2nd pin of U8, the 1st pin of U9 is connected, the 8th pin is connected to the 9th pin through the resistor R25, and the 13th pin is connected to the 14th pin through the resistor R14.
- the 14 pin is connected to the second pin through the potentiometer RU, and is connected to the second pin of U2 through the potentiometer R22;
- the first pin of the operational amplifier U2 is connected to the second pin through the resistor Ry, and is connected to the sixth pin through the resistor R2, and the third pin, the fifth pin, the tenth pin, and the twelfth pin
- the ground is grounded
- the fourth pin is connected to VCC
- the eleventh pin is connected to VEE
- the sixth pin is connected in parallel with the resistor R C 21 and the capacitor C21, and then connected in parallel with Rc22 and capacitor C22, and connected in parallel with Rc23 and capacitor C23.
- the 7th pin is connected to the 2nd pin through the potentiometer R23, the 9th pin of U1 is connected to the R24 through the resistor, the 2nd pin of U1 is connected to the R1 via the potentiometer R12, and the U5 is connected via Ra6.
- the 11th pin is connected to the 11th pin of U7, connected to the 13th pin of U8, connected to the 1st pin of U10, the 8th pin is connected to the 13th pin through the resistor R33, first connected to Rc31 and capacitor C31 Parallel, then connect Rc32 and capacitor C32 in parallel, connect resistor Rc33 and capacitor C33 in parallel and connect to pin 9.
- Pin 13 is connected to pin 14 through resistor R34, pin 14 is connected to U3 through potentiometer 32.
- the second pin connected to the third pin of U4;
- the first pin of the operational amplifier U3 is connected to the second pin through the resistor Rz, and is connected to the ninth pin of U2 through the resistor R3, and the second pin of U3 is connected to the 14 pin of U2 through R3:! Pin 3 is grounded, Pin 4 is connected to VCC, Pin 5, Pin 6, Pin 7, Pin 8, Pin 9, Pin 10, Pin 12, 13 Pin, pin 14 is left floating, pin 11 is connected to VHE;
- the first pin of the multiplier U4 is connected to the seventh pin of U1, the third pin is connected to the 14th pin of U2, the second, fourth, and sixth pins are grounded, and the fifth pin is connected to VEE, the third pin The pin is connected to the second pin of U2 through the resistor R21, and the eighth pin is connected to VCC;
- the first pin of the operational amplifier U5 is connected to the second pin through the diode D3, the second pin is connected to the third pin of U1 through the resistor Ral, and the first pin is connected through the series of the resistor Ra2 and the diode D4, and the resistor is passed through the resistor.
- Ral and resistor Ra5 are connected in series to pin 6 and connected to pin 6 through resistor Ra3.
- Pin 3, pin 5, pin 10, pin 12 are grounded, and pin 4 is connected to VCC.
- 11 pin is connected to VEE, the 6th pin is connected to the 7th pin through the resistor Ra4, the 7th pin is connected to the 6th pin of the U6, the 8th pin; the 4th pin of the U6 is connected to the 9th pin through the resistor Ra9 Pin, the 9th pin is connected to the 14th pin through the series connection of the resistor Ra8 and the diode D6, the 13th pin is connected to the 14th pin through the series connection of the resistor Ra7 and the diode D6, and the 14th pin is connected to the 13th pin through the diode D5.
- the second pin of the first pin U7 of the analog switch U6, the second pin and the 14th pin are connected to the positive 14V power supply, the third pin is connected to the negative I4V power supply, and the fourth pin is connected to the seventh lead of the U10.
- Pin the 5th pin is connected to the 8th pin of U5
- the 6th pin is connected to the 7th pin of U9
- the 7th pin is connected to the 7th pin of U5
- the 8th pin is connected to the U3 by the potentiometer R31.
- 2 Pin, 9th pin, 10th pin, 11th pin, 12th pin, 13th pin is left floating, pin 15 is grounded, pin 16 is connected to pin 13 of U7;
- the first pin, the sixth pin, the seventh pin, the eighth pin, the ninth pin, and the fourteenth pin of the voltage comparator U7 are suspended, and the second pin is connected to the positive 14V power supply through the resistor R01.
- the 13th pin is connected to the 14V power supply through the resistor R03, and is connected in series through the diode D2 and the resistor R03;
- the first pin of the operational amplifier U8 is connected to the sixth pin through the resistor Rsl
- the second pin I is connected to the seventh pin of U1
- the fourth bow is connected to VCC
- the eleventh pin is connected to VEE
- the sixth pin is connected to the seventh pin through the resistor Rs2
- the seventh pin is connected to the third pin of U10
- the eighth pin is connected to U9.
- the third pin, the 9th pin is connected to the 14th pin through the resistor R S 3
- the 13th pin is connected to the 7th pin of U2;
- the first pin of the multiplier U9 is connected to the seventh pin of U1
- the third pin of U8 is connected to the eighth pin
- the second pin, the fourth pin, the sixth pin is grounded
- the pin is connected to VEE
- the 7th pin is connected to the 6th pin of U6, and the 8th pin is connected to VCC;
- the first pin of the multiplier U10 is connected to the third pin of U2, the third pin is connected to the seventh pin of U8, the second pin, the fourth pin, the sixth pin is grounded, and the fifth pin Connected to VEE, the 7th pin is connected to the 4th pin of the U6.
- the eighth pin is of course not limited by the invention.
- the present invention is not limited to the above examples, and those skilled in the art are within the scope of the present invention. Variations, modifications, additions or substitutions made within the scope of the invention are also within the scope of the invention.
Landscapes
- Engineering & Computer Science (AREA)
- Computer Security & Cryptography (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Amplifiers (AREA)
Abstract
本实用新型提出了一种实现Chen型系统的分数阶四个系统自动切换模拟电路,所述实现Chen型系统的分数阶四个系统自动切换模拟电路由运算放大器U1、运算放大器U2、运算放大器U3、运算放大器U5、运算放大器U8与乘法器U4、乘法器U9、乘法器U10及电压比较器U7和模拟开关U6组成,本实用新型利用模拟电路实现了四个Chen型子系统自动切换的分数阶混沌系统,比2个或3个子混沌系统组成的自动切换的混沌系统和不切换的分数阶混沌系统更复杂,随机性更强,可以成为保密通信的信号源一种新的选择,在保密通信中具有更好的应用前景。
Description
基于 Chen型系统的分数阶四个系统自动切换混沌系统方法及模拟电路 技术领域
本发明涉及基于 Chen型系统的分数阶四个系统自动切换混沌系统的方法, 具体地讲, 涉及基于 Chen型系统的分数阶四个系统自动切换混沌系统的方法及模拟电路。
背景技术
目前, 己有多种方法用模拟电路实现整数阶和分数阶混沌系统及电路, 但用模拟电路 实现自动切换的混沌电路的方法比较少, 且己公开的自动切换混沌系统及电路是整数阶 2个 子混沌系统切换, 还没有多个子混沌系统自动切换的方法及电路的公开, 本发明提供了一种 Chen型分数阶四个系统自动切换的混沌系统的方法及模拟电路, 丰富了自动切换混沌系统 的数量和类型, 提高了混沌系统的随机性, 在保密通信中有很好的应用前景。
发明内容
本发明要解决的技术问题是提供基于 Chen型系统的分数阶四个系统自动切换混沌系统 的方法及模拟电路。
本发明采用如下技术手段实现发明目的:
1、 基于 Chen型系统的分数阶四个系统自动切换混沌系统的方法, 其特征是在于, 包括以下 步骤:
(3 ) 造符号函数 III和 IV为:
(4)根据 Chen型混沌系统 V为:
dxl dt = a y~x)
dy I dt = ic-a)x + cy-xz V a=35,b=3,c=28
[dz I dt- xsign(y) - bz
(5)根据 Chen型混沌系统 VI为:
' dxl dt = a{y-x)
dy I dt = (c - a)x + cy - xz VI a=35,b=3,c=28
dz I dt~ xsign(y)一 bz
(6) 根据混沌系统构造选择函数 VII为:
(7)根据系统 I,n,V,VI和选择函数 VII构造一个 Chen型四个系统自动切换混沌系统 K dxl dt = a{y-x)
dyl dt = {c-a)x + cy-xz IX a=35,b=3,c==28
(8) 根据系统 I 构造一个 Chen型分数阶四个系统自动切换混沌系统 X
dqxldtq ^a{y-x)
dqyl dtq = {c-a)x + cy-xz X 0<q<l, a=35,b=3,c=28
dqzldtq =f(xy)-bz
(9)按照混沌系统 X 构造模拟电路系统, 利用电压比较器 U7 获得两个模拟的高低电平, x>=0或 x<0及 y>=0或 y<0, 作为模拟开关 U6的控制输入, 根据 x>=0、 y>=0,x>0、 y<0, x<0、 y>=0和 x<0、 y<0四种不同情况, 实现 f(xy)的不同输出, 从而实现四个系统自动切换 的混沌系统 IX, 再通过分数阶积分实现混沌系统 X, 运算放大器 Ul、 运算放大器 U2、 运 算放大器 U3、 运算放大器 U5、 运算放大器 U8采用 LF347, 乘法器 U4、 乘法器 U9、 乘法 器 U10采用 AD633JN, 模拟开关 U6采用 ADG409, 电压比较器 W采用 LM139;
所述运算放大器 U1的第 1引脚通过电阻 R 与第 2引脚相接, 通过电阻 R1与第 6引 脚相接, 第 3引脚、 第 5引脚、 第 10引脚、 第 12引脚接地, 第 4引脚接 VCC, 第 11引脚 接 VEE, 第 6引脚先接电阻 Rcll与电容 C11的并联, 再接电阻 Rcl2与电容 C12的并联, 又接电阻 Rcl3与电容 C13的并联后接第 7引脚, 第 7引脚通过电阻 R13接第 13引脚, 接 U4的第 1引脚, 通过电阻 Ral接 U5的第 2引脚, 接 U7的第 5引脚, 接 U8的第 2引脚, 接 U9的第 1引脚, 第 8引脚通过电阻 R25接第 9引脚, 第 13引脚通过电阻 R14接第 14引
脚, 第 14引脚通过电位器 Rl l接第 2引脚, 通过电位器 R22接 U2的第 2引脚;
所述运算放大器 U2 的第 1引脚通过电阻 Ry与第 2引脚相接, 通过电阻 R2与第 6引 脚相接, 第 3引脚、 第 5引脚、 第 10引脚、 第 12引脚接地, 第 4引脚接 VCC, 第 11引脚 接 VEE, 第 6引脚先接电阻 Rc21与电容 C21的并联, 再接 Rc22与电容 C22的并联, 又接 Rc23与电容 C23的并联后接第 7引脚, 第 7引脚通过电位器 R23与第 2引脚相连, 通过电 阻的 R24接 U1的第 9引脚, 通过电位器 R12接 U1的第 2引脚, 通过 Ra6接 U5的第 11引 脚, 接 U7的第 11引脚, 接 U8的第 13引脚,接 U10的第 1引脚, 第 8引脚通过电阻 R33接 第 Π引脚, 先接 Rc31与电容 C31的并联, 再接 Rc32与电容 C32的并联, 又接电阻 Rc33 与电容 C33的并联后接第 9引脚, 第 13引脚通过电阻 R34接第 14引脚, 第 14引脚通过电 位器 R32接 U3的第 2引脚, 接 U4的第 3引脚;
所述运算放大器 U3第 1引脚通过电阻 Rz与第 2引脚相接, 通过电阻 R3与 U2的第 9 引脚相接, U3第 2引脚通过 R3:i接 U2的 14引脚, 第 3引脚接地, 第 4引脚接 VCC, 第 5 引脚、 第 6引脚、 第 7弓 I脚、 第 8引脚、 第 9引脚、 第 10引脚、 第 12引脚、 第 13引脚、 第 14引脚悬空, 第 11引脚接 VEE;
所述乘法器 U4的第 1引脚接 UI的第 Ί弓 I脚, 第 3引脚接 U2的第 14引脚, 第 2、 4、 6引脚均接地, 第 5引脚接 VEE, 第 7引脚接通过电阻 R21接 U2的第 2引脚, 第 8引 脚接 VCC;
所述运算放大器 U5的第 1引脚通过二极管 D3接第 2引脚, 第 2引脚通过电阻 Ral接 U1的第 7引脚, 通过电阻 Ra2和二极管 D4的串联接第 1弓購, 通过电阻 Ral和电阻 Ra5 的串联接第 6引脚, 通过电阻 Ra3接第 6引脚, 第 3引脚、 第 5引脚、 第 10引脚、 第 12引 脚接地, 第 4引脚接 VCC, 第 1 1引脚接 VEE, 第 6引脚通过电阻 Ra4接第 7引脚, 第 7引 脚接 U6的第 6引脚, 第 8弓 I脚:.妾 U6的第 4引脚, 通过电阻 Ra9接第 9引脚, 第 9引脚通 过电阻 Ra8和二极管 D6的串联接第 14引脚, 第 13引脚通过电阻 Ra7和二极管 D6的串联 接第 14引脚, 第 14引脚通过二极管 D5接第 13引脚;
所述模拟开关 U6的第 1弓:脚 U7的第 2引脚, 第 2引脚、 第 14引脚接正 14V电源, 第 3引脚接负 14V电源, 第 4引脚接 U10的第 7引脚, 第 5引脚接 U5的第 8引脚, 第 6 引脚接 U9的第 7引脚, 第 7引脚接 U5的第 7引脚, 第 8引脚通过电位器 R31接 U3的第 2 引脚, 第 9引脚, 第 10引脚, 第 11引脚, 第 12引脚, 第 13引脚悬空, 第 15引脚接地, 第 16引脚接 U7的第 13引脚;
所述电压比较器 U7的第 1引脚、 第 6弓 I脚、 第 7引脚、 第 8引脚、 第 9引脚、 第 14
引脚悬空, 第 2引脚通过电阻 R01 接正 14V电源, 通过二极管 D1和电阻 R02 的串联接 地, 第 13引脚通过电阻 R03接 ΙΞ 14V电源, 通过二极管 D2和电阻 R03的串联接地; 所述运算放大器 U8的第 1引脚通过电阻 Rsl接第 6引脚, 第 2引脚接 U1的第 7引 脚, 第 3弓 I脚、 第 5引脚、 第 10引脚、 第 12引脚接地, 第 4引脚接 VCC, 第 11引脚接 VEE, 第 6引脚通过电阻 Rs2接第 7引脚, 第 7引脚接 U10的第 3引脚, 第 8引脚接 U9的 第 3引脚, 第 9引脚通过电阻 Rs3接第 14引脚, 第 13弓 I脚接 U2的第 7引脚;
所述乘法器 U9的第 1 引脚接 U1的第 7引脚, 第 3引脚接 U8的第 8引脚, 第 2引 脚、 第 4引脚、 第 6引脚接地, 第 5引脚接 VEE, 笫 7引脚接 U6的第 6引脚, 第 8引脚接 VCC;
所述乘法器 U10的第 1引脚接 U2的第 7引脚, 第 3引脚接 U8的第 7引脚, 第 2引 脚、 第 4引脚、 第 6引脚接地, 第 5弓 I脚接 VEE, 第 7引脚接 U6的第 4引脚第 8引脚接 vcc。
2、 基于 Chen 型系统的分数阶四个系统自动切换模拟电路, 其特征是在于, 由运算放 大器 Ul、 运算放大器 U2、 运算放大器 U3、 运算放大器 U5、 运算放大器 U8与乘法器 U4、 乘法器 U9、 乘法器 U10及电压比较器 U7和模拟开关 U6组成, 所述运算放大器 U1连接电 压比较器 U7, 运算放大器 U5、 运算放大器 U8, 乘法器 U4, 运算放大器 U2, 所述运算放 大器 U2连接运算放大器 Ul、 运算放大器 U5、 电压比较器 U7、 运算放大器 U8, 所述运算 放大器 U3连接运算放大器 U2, 乘法器 U4, 所述运算放大器 U5连接模拟开关 U6, 所述电 压比较器 U7连接模拟开关 U6, 所述运算放大器 U8连接运算放大器 U5、 乘法器 U9、 乘法 器 U10, 所述乘法器 U9连接模拟开关 U6, 所述乘法器 U10连接模拟开关 U6;
所述运算放大器 U1的第 1引脚通过电阻 Rx与第 2引脚相接, 通过电阻 R1与第 6引 脚相接, 第 3引脚、 第 5引脚、 第 10引脚、 第 12引脚接地, 第 4引脚接 VCC, 第 11引脚 接 VEE, 第 6引脚先接电阻 Rcl l与电容 C11的并联, 再接电阻 Rcl2与电容 C12的并联, 又接电阻 Rcl3与电容 C13的并联后接第 7引脚, 第 7引脚通过电阻 R13接第 13引脚, 接 U4的第 1引脚, 通过电阻 Ral接 U5的第 2弓 I脚, 接 U7的第 5引脚, 接 U8的第 2引脚, 接 U9的第 1引脚, 第 8引脚通过电阻 R25接第 9引脚, 第 13引脚通过电阻 R14接第 14引 脚, 第 14引脚通过电位器 R11接第 2引脚, 通过电位器 R22接 U2的第 2引脚;
所述运算放大器 U2 的第 1引脚通过电阻 Ry与第 2引脚相接, 通过电阻 R2与第 6引 脚相接, 第 3引脚、 第 5引脚、 第 10引脚、 第 12引脚接地, 第 4引脚接 VCC, 第 11引脚 接 VEE, 第 6引脚先接电阻 Rc21与电容 C21的并联, 再接 Rc22与电容 C22的并联, 又接
Rc23与电容 C23的并联后接第 7引脚, 第 7引脚通过电位器 R23与第 2引脚相连, 通过电 阻的 R24接 U 1的第 9引脚, 通过电位器 R12接 U1的第 2引脚, 通过 Ra6接 U5的第 11引 脚, 接 U7的第 11引脚, 接 U8的第 13引脚,接 U10的第 1引脚, 第 8引脚通过电阻 R33接 第 13引脚, 先接 Rc31与电容 C:31的并联, 再接 Rc32与电容 C32的并联, 又接电阻 Rc33 与电容 C33的并联后接第 9引脚, 第 13引脚通过电阻 R34接第 14引脚, 第 14引脚通过电 位器 R32接 U3的第 2引脚, 接 U4的第 3引脚;
所述运算放大器 U3第 1引脚通过电阻 Rz与第 2引脚相接, 通过电阻 R3与 U2的第 9 引脚相接, U3第 2引脚通过 113?_接1;2的 14引脚, 第 3引脚接地, 第 4引脚接 VCC, 第 5 引脚、 第 6引脚、 第 Ί弓 I脚、 第 8引脚、 第 9引脚、 第 10引脚、 第 12引脚、 第 13引脚、 第 14引脚悬空, 第 11引脚接 VEE;
所述乘法器 U4的第 1引脚接 U1的第 7引脚, 第 3引脚接 U2的第 14引脚, 第 2、 4、 6引脚均接地, 第 5弓 I脚接 VEE, 第 7引脚接通过电阻 R21接 U2的第 2引脚, 第 8引 脚接 VCC;
所述运算放大器 U5的第 1引脚通过二极管 D3接第 2引脚, 第 2引脚通过电阻 Ral接 U1的第 7引脚, 通过电阻 Ra2和二极管 D4的串联接第 1弓 I脚, 通过电阻 Ral和电阻 Ra5 的串联接第 6引脚, 通过电阻 Ra3接第 6引脚, 第 3引脚、 第 5引脚、 第 10引脚、 第 12引 脚接地, 第 4引脚接 VCC, 第 1 1引脚接 VEE, 第 6引脚通过电阻 Ra4接第 7引脚, 第 7引 脚接 U6的第 6引脚, 第 8引脚;妾 U6的第 4引脚, 通过电阻 Ra9接第 9引脚, 第 9引脚通 过电阻 Ra8和二极管 D6的串联接第 14引脚, 第 13引脚通过电阻 Ra7和二极管 D6的串联 接第 14引脚, 第 14引脚通过二极管 D5接第 13引脚;
所述模拟开关 U6的第 1弓:脚 W的第 2引脚, 第 2引脚、 第 14引脚接正 14V电源, 第 3引脚接负 14V电源, 第 4引脚接 U10的第 7引脚, 第 5引脚接 U5的第 8弓 I脚, 第 6 弓 (脚接 U9的第 7引脚, 第 7引脚接 U5的第 7引脚, 第 8引脚通过电位器 R3 I接 U3的第 2 引脚, 第 9引脚, 第 10引脚, 第 11引脚, 第 12引脚, 第 13引脚悬空, 第 15引脚接地, 第 16引脚接 U7的第 13引脚;
所述电压比较器 U7的第 1引脚、 第 6引脚、 第 7弓 i脚、 第 8引脚、 第 9引脚、 第 14 引脚悬空, 第 2引脚通过电阻 R01 接正 14V电源, 通过二极管 D1 和电阻 R02的串联接 地, 第 13引脚通过电阻 R03接 I£ 14V电源, 通过二极管 D2和电阻 R03的串联接地;
所述运算放大器 U8的第 1引脚通过电阻 Rsl接第 6引脚, 第 2引脚接 U1的第 7引 脚, 第 3弓 、 第 5引脚、 第 10引脚、 第 12引脚接地, 第 4引脚接 VCC, 第 11 弓 I脚接
VEE, 第 6引脚通过电阻 Rs2接第 7引脚, 第 7引脚接 U10的第 3引脚, 第 8引脚接 U9的 第 3引脚, 第 9引脚通过电阻 RS3接第 14引脚, 第 13引脚接 U2的第 7引脚;
所述乘法器 U9的第 1引脚接 U1的第 7引脚, 第 3引脚接 U8的第 8引脚, 第 2引 脚、 第 4引脚、 第 6引脚接地, 第 5引脚接 VEE, 第 7引脚接 U6的第 6引脚, 第 8引脚接 VCC;
所述乘法器 U10的第 1引脚接 U2的第 7引脚, 第 3引脚接 U8的第 7引脚, 第 2引 脚、 第 4引脚、 第 6引脚接地, 第 5引脚接 VEE, 第 7弓 I脚接 U6的第 4引脚第 8引脚接 附图说明
图 1为本发明优选实施例的电路连接结构示意图。
图 2为运算放大器 U1外围电路结构示意图。
图 3为运算放大器 U2和乘法器 U4外围电路结构示意图。
为运算放大器 U5外围电路结构示意图。
图 5为运算放大器 U8、 乘法器 U9和乘法器 U10外围电路结构示意图。
图 6为运算放大器 U3、 电压比较器 U7和模拟开关 U6的外围电路结构示意图。
具体实施方式
下面结合附图和优选实施例对本发明作更进一步的详细描述。
参见图 1-图 6, 首先构造 Chen型分数阶四个系统自动切换混沌系统, 本优选实施例选择的 系统
(1)根据 Chen型混沌系统 I为:
dxl dt = a{y-x)
- dyldt = {c- a)x + cy-xz I a-35,b=3,c=28
(2)根据 Chen型混沌系统 II为:
dxl dt = a y-x)
< dy/dt = (c-a)x + cy-xz II a=35,b=3,c=28
(4) 根据 Chen型混沌系统 V为
dxl dt = a{y-x)
dy / dt = (c- a)x + cy—xz V a=35,b=3,c=28
dzl dt- xsign(y)一 bz
(5)根据 Chen型混沌系统 VI为
dxl dt = a{y-x)
dyl dt = (c-a)x + cy-xz VI a=35,b=3,c=28
dzl dt- xsign(y)― bz
(6)根据混沌系统构造选择函数 VII为
x≥Q,y≥Q
[ xsign(y) x≥Q,y<Q
VII
I ysign(,x) jc<0, - 0
x<0,y<0
(7)根据系统 I,II,V,VI和选择函数 VII构造一个 Chen型四个系统自动切换混沌系统 IX dxl dt = a{y-x)
dyl dt = (c-a)x + cy-xz IX a=35,b=3,c=28
dzl dt- f ( y) - bz
(8)根据系统 I 构造一个 Chen型分数阶四个系统自动切换混沌系统 X
d ldf =a{y-x)
dqyld = (c - a)x + cy-xz X 0<q<l,a=35,b=3,c=28
dqzldf = f{xy)-bz
(9)按照混沌系统 X构造模拟电路系统, 利用电压比较器 U7 获得两个模拟的高低电平, x>=0或 x<0及 y>=0或 y<0, 作为模拟开关 U6的控制输入, 根据 x>=0、 y>=0,x>0、 y<0, x<0、 y>=0和 x<0、 yO四种不同情况, 实现 f(xy)的不同输出, 从而实现四个系统自动切换 的混沌系统 IX, 再通过分数阶积分实现混沌系统 X, 运算放大器 Ul、 运算放大器 U2、 运 算放大器 U3、 运算放大器 U5、 运算放大器 U8采用 LF347, 乘法器 U4、 乘法器 U9、 乘法 器 U10采用 AD633J , 模拟开关 U6采用 ADG409, 电压比较器 U7釆用 LM139;
所述运算放大器 U1的第 1引脚通过电阻 Rx与第 2引脚相接, 通过电阻 R1与第 6引 脚相接, 第 3引脚、 第 5引脚、 第 10引脚、 第 12引脚接地, 第 4引脚接 VCC, 第 11引脚 接 VEE, 第 6引脚先接电阻 Rcli与电容 C11的并联, 再接电阻 Rcl2与电容 C12的并联,
又接电阻 Rcl3与电容 C13的并联后接第 7引脚, 第 7引脚通过电阻 R13接第 13引脚, 接 U4的第 1弓 I脚, 通过电阻 Ral接 U5的第 2引脚, 接 U7的第 5引脚, 接 U8的第 2引脚, 接 U9的第 1引脚, 第 8引脚通过电阻 R25接第 9引脚, 第 13引脚通过电阻 R14接第 14引 脚, 第 14引脚通过电位器 RU接第 2引脚, 通过电位器 R22接 U2的第 2引脚;
所述运算放大器 U2 的第 1引脚通过电阻 Ry与第 2引脚相接, 通过电阻 R2与第 6引 脚相接, 第 3引脚、 第 5引脚、 第 10引脚、 第 12引脚接地, 第 4引脚接 VCC, 第 11引脚 接 VEE, 第 6引脚先接电阻 RC21与电容 C21的并联, 再接 Rc22与电容 C22的并联, 又接 Rc23与电容 C23的并联后接第7引脚, 第 7引脚通过电位器 R23与第 2引脚相连, 通过电 阻的 R24接 U1的第 9引脚, 通过电位器 R12接 U1的第 2引脚, 通过 Ra6接 U5的第 11引 脚, 接 U7的第 11引脚, 接 U8的第 13引脚,接 U10的第 1引脚, 第 8引脚通过电阻 R33接 第 13引脚, 先接 Rc31与电容 C31的并联, 再接 Rc32与电容 C32的并联, 又接电阻 Rc33 与电容 C33的并联后接第 9引脚, 第 13引脚通过电阻 R34接第 14引脚, 第 14引脚通过电 位器 32接 U3的第 2引脚, 接 U4的第 3引脚;
所述运算放大器 U3第 1引脚通过电阻 Rz与第 2引脚相接, 通过电阻 R3与 U2的第 9 引脚相接, U3第 2弓 I脚通过 R3:!接 U2的 14引脚, 第 3引脚接地, 第 4引脚接 VCC, 第 5 引脚、 第 6引脚、 第 7引脚、 第 8引脚、 第 9引脚、 第 10引脚、 第 12引脚、 第 13引脚、 第 14引脚悬空, 第 11引脚接 VHE;
所述乘法器 U4的第 1 引脚接 U1的第 7引脚, 第 3引脚接 U2的第 14引脚, 第 2、 4、 6引脚均接地, 第 5引脚接 VEE, 第 Ί引脚接通过电阻 R21接 U2的第 2引脚, 第 8引 脚接 VCC;
所述运算放大器 U5的第 1引脚通过二极管 D3接第 2引脚, 第 2引脚通过电阻 Ral接 U1的第 Ί引脚, 通过电阻 Ra2和二极管 D4的串联接第 1弓購, 通过电阻 Ral和电阻 Ra5 的串联接第 6引脚, 通过电阻 Ra3接第 6引脚, 第 3引脚、 第 5引脚、 第 10引脚、 第 12引 脚接地, 第 4引脚接 VCC, 第 11引脚接 VEE, 第 6引脚通过电阻 Ra4接第 7引脚, 第 7引 脚接 U6的第 6引脚, 第 8引脚;妾 U6的第 4引脚, 通过电阻 Ra9接第 9引脚, 第 9引脚通 过电阻 Ra8和二极管 D6的串联接第 14引脚, 第 13引脚通过电阻 Ra7和二极管 D6的串联 接第 14引脚, 第 14引脚通过二极管 D5接第 13引脚;
所述模拟开关 U6的第 1引脚 U7的第 2引脚, 第 2引脚、 第 14引脚接正 14V电源, 第 3引脚接负 I4V电源, 第 4引脚接 U10的第 7引脚, 第 5引脚接 U5的第 8引脚, 第 6 引脚接 U9的第 7引脚, 第 7引脚接 U5的第 7引脚, 第 8引脚通过电位器 R31接 U3的第 2
引脚, 第 9引脚, 第 10引脚, 第 11引脚, 第 12引脚, 第 13引脚悬空, 第 15引脚接地, 第 16引脚接 U7的第 13引脚;
所述电压比较器 U7的第 1引脚、 第 6引脚、 第 7引脚、 第 8引脚、 第 9引脚、 第 14 引脚悬空, 第 2引脚通过电阻 R01 接正 14V电源, 通过二极管 D1和电阻 R02的串联接 地, 第 13引脚通过电阻 R03接正 14V电源, 通过二极管 D2和电阻 R03的串联接地;
所述运算放大器 U8的第 1引脚通过电阻 Rsl接第 6引脚, 第 2弓 I脚接 U1的第 7引 脚, 第 3引脚、 第 5弓 I脚、 第 10弓 I脚、 第 12引脚接地, 第 4弓購接 VCC, 第 11引脚接 VEE, 第 6引脚通过电阻 Rs2接第 7引脚, 第 7引脚接 U10的第 3引脚, 第 8引脚接 U9的 第 3引脚, 第 9引脚通过电阻 RS3接第 14引脚, 第 13引脚接 U2的第 7引脚;
所述乘法器 U9的第 1弓 I脚接 U1的第 7引脚, 第 3弓購接 U8的第 8引脚, 第 2引 脚、 第 4引脚、 第 6引脚接地, 第 5引脚接 VEE, 第 7引脚接 U6的第 6引脚, 第 8引脚接 VCC;
所述乘法器 U10的第 1引脚接 U2的第 Ί引脚, 第 3引脚接 U8的第 7引脚, 第 2引 脚、 第 4引脚、 第 6引脚接地, 第 5引脚接 VEE, 第 7引脚接 U6的第 4引脚第 8引脚接 当然, 上述说明并非对发明的限制, 本发明也不仅限于上述举例, 本技术领域的普通 技术人员在本发明的实质范围内所做出的变化、 改型、 添加或替换, 也属于本发明的保护范 围。
Claims
1、 基于 Chen 型系统的分 阶四个系统自动切换混沌系统的方法, 其特征是在 于, 包括以下步骤:
( 1 )根据 Chen型混';屯系统 I为: ~xz I a=35,b=3,c=28
( 2 )根据 Chen型混';屯系统 II为: + cy-xz II a=35,b=3,c=28
dzl dt = \y\-bz
( 3 )根据混沌系统构造符号函数 111和 IV为: si .gn /(x、) = /1 χ≥ 0 τ IτIτI
[-1 Λ:<0
ίΐ _ν≥0
sign(y) = IV
( 4 )根据 Chen型混沌系统 V为:
dxl dt = a(y-x)
dyl dt = {c~a)x + cy-xz V a=35,b=3,c=28
dzl dt- xsign(y) - bz
( 5 )根据 Chen型混沌系统 VI为:
dxl dt = a y— x)
dyldt = {c- ά)χ ^cy-xz VI a=35,b=3,c=28
dzl dt- ysign(x)一 bz
(6)根据混沌系统构造选择函数 VII为:
(7)根据系统 I, II, V,VI 和选择函数 VII构造一个 Chen型四个系统自动切换 混沌系统 IX
dxl dt = a(y-x)
' dyl dt~{c- a)x + cy-xz DC a=35,b=3,c=28
dz I dt~ f(xy)-bz
(8)根据系统 IX构造一个 Chen型分数阶四个系统自动切换混沌系统 X dqxldtq ^a{y~x)
- dqyldf =(c-a)x + cy-xz X 0<q< 1, a=35,b=3,c=28
dqzldf = f(x )-bz
(9)按照混沌系统 X构造模拟电路系统, 利用电压比较器 U7获得两个模拟的高 低电平, x>=0 或 x<0 及 y>=0或 y<0, 作为模拟开关 U6 的控制输入, 根据 x>=0、 y>=0,x>0、 y<0, x<0. y>=0和 x<0、 y<0 四种不同情况, 实现 f (xy)的 不同输出, 从而实现四个系统自动切换的混沌系统 IX, 再通过分数阶积分实现 混沌系统 X, 运算放大器 Ul、 运算放大器 U2、 运算放大器 U3、 运算放大器 U5、 运算放大器 U8 采用 LF347, 乘法器 U4、 乘法器 U9、 乘法器 U10 采用 AD633JN, 模拟开关 U6采用 ADG409, 电压比较器 U7采用 LM139;
所述运算放大器 U1的第 1引脚通过电阻 Rx与第 2引脚相接, 通过电阻 R1 与第 6引脚相接, 第 3引脚、 第 5引脚、 第 10引脚、 第 12引脚接地, 第 4引 脚接 VCC, 第 11引脚接 第 6引脚先接电阻 Rcll与电容 C11的并联, 再 接电阻 Rcl2与电容 C12的并联, 又接电阻 Rcl3与电容 C13的并联后接第 7引 脚, 第 7引脚通过电阻 R13接第 13引脚, 接 U4的第 1引脚, 通过电阻 Ral接 U5的第 2引脚, 接 U7的第 5引脚, 接 U8的第 2引脚, 接 U9的第 1引脚, 第 8引脚通过电阻 R25接第 9引脚, 第 13引脚通过电阻 R14接第 14引脚, 第 14 引脚通过电位器 R11接第 2引脚, 通过电位器 R22接 U2的第 2引脚;
所述运算放大器 U2 的第 1引脚通过电阻 Ry与第 2引脚相接, 通过电阻 R2与第 6引脚相接, 第 3引脚、 第 5引脚、 第 10引脚、 第 12引脚接地, 第 4 引脚接 VCC, 第 11引脚接 VEE, 第 6引脚先接电阻 Rc21与电容 C21的并联, 再接 Rc22与电容 C22的并联, 又接 Rc23与电容 C23的并联后接第 7引脚, 第 7引脚通过电位器 R23与第 2引脚相连, 通过电阻的 R24接 U1的第 9引脚, 通 过电位器 R12接 U1的第 2引脚, 通过 Ra6接 U5的第 11引脚, 接 U7的第 11
引脚, 接 U8的第 13引脚, ·ί υΐ Ο的第 1 引脚, 第 8引脚通过电阻 R33接第 13 引脚, 先接 Rc31与电容 C31的并联, 再接 Rc32与电容 C32的并联, 又接电阻 Rc33与电容 C33的并联后接第 9引脚, 第 13引脚通过电阻 R34接第 14引脚, 第 I4引脚通过电位器 R32接 U3的第 2引脚, 接 U4的第 3引脚;
所迷运算放大器 U3第 1 引脚通过电阻 Rz与第 2 引脚相接, 通过电阻 R3 与 U2的第 9 引脚相接, U3第 2 引脚通过 R32接 U2的 14 引脚, 第 3引脚接 地, 第 4 引脚接 VCC, 第 5 引脚、 第 6 引脚、 第 7 引脚、 第 8 引脚、 第 9 引 脚、 第 10引脚, 第 12引脚, 第 13引脚、 第 14引脚悬空, 第 11引脚接 VEE;
所述乘法器 U4的第 1 引脚接 U1的第 7引脚, 第 3引脚接 U2的第 14引 脚, 第 2、 4、 6引脚均接地, 第 5引脚接 VEE, 第 7引脚接通过电阻 R21接 U2 的第 2引脚, 第 8引脚接 VCC;
所迷运算放大器 U5的第 1 引脚通过二极管 D3接第 2引脚, 第 1引脚通 过电阻 Ral接 U1的第 7引脚, 通过电阻 Ra2和二极管 D4的串联接第 1引脚, 通过电阻 Ral和电阻 Ra5的串联接第 6引脚, 通过电阻 Ra3接第 6引脚, 第 3 引脚、 第 5引脚、 第 10引脚、 第 12引脚接地, 第 4引脚接 VCC, 第 11引脚接 VEE, 第 6引脚通过电阻 Ra4接第 7引脚, 第 7引脚接 U6的第 6引脚, 第 8引 脚接 U6的第 4引脚, 通过电阻 Ra9接第 9引脚, 第 9引脚通过电阻 Ra8和二 极管 D6的串联接第 14引脚, 第 13引脚通过电阻 Ra7和二极管 D6的串联接第 14引脚, 第 14引脚通过二极管 D5接第 13引脚;
所述模拟开关 U6的第 1引脚 U7的第 2引脚, 第 2引脚、 第 14引脚接正 14V电源, 第 3引脚接负 14V电源, 第 4引脚接 U10的第 7引脚, 第 5引脚接 U5的第 8引脚, 第 6引脚接 U9的第 7引脚, 第 7引脚接 115的第 7引脚, 第 8 引脚通过电位器 R31接 U3的第 2 引脚, 第 9引脚, 第 10引脚, 第 11 引脚, 第 12引脚, 第 13引脚悬空, 第 15引脚接地, 第 16引脚接 U7的第 13引脚; 所述电压比较器 U7的第 1 引脚、 第 6引脚、 第 7 引脚、 第 8引脚、 第 9 引脚、 第 14 引脚悬空, 第 2 引脚通过电阻 R01接正 电源, 通过二极管 D1 和电阻 R02的串联接地, 第 13 引脚通过电阻 R03接正 14V电源, 通过二极管
D2和电阻 R03的串联接地;
所述运算放大器 U8的第 1引脚通过电阻 Rs l接第 6引脚, 第 2引脚接 U1 的第 7引脚, 第 3引脚、 第 5引脚、 第 10引脚、 第 12引脚接地, 第 4引脚接 VCC, 第 11引脚接 VEE, 第 6引脚通过电阻 Rs2接第 7引脚, 第 7引脚接 U10 的第 3引脚, 第 8引脚接 U9的第 3引脚, 第 9引脚通过电阻 Rs 3接第 14引 脚, 第 13引脚接 U2的第 7引脚;
所述乘法器 U9的第 1引脚接 U1的第 7引脚, 第 3引脚接 U8的第 8引 脚, 第 2引脚、 第 4引脚、 第 6引脚接地, 第 5引脚接 VEE , 第 7引脚接 U6的 第 6引脚, 第 8引脚接 VCC;
所述乘法器 U10的第: t引脚接 U2的第 7引脚, 第 3引脚接 U8的第 7引 脚, 第 2引脚、 第 4引脚、 第 6引脚接地, 第 5引脚接 VEE, 第 7引脚接 U6的 第 4引脚第 8引脚接 VCC。
2、 基于 Chen型系统的分数阶四个系统自动切换模拟电路, 其特征是在 于, 由运算放大器 Ul、 运算放大器 U2、 运算放大器 U3、 运算放大器 U5、 运算 放大器 U8与乘法器 U4、 乘法器 U9、 乘法器 U10及电压比较器 U7和模拟开关 U6组成, 所述运算放大器 U1连接电压比较器 U7 , 运算放大器 U5、 运算放大器 U8 , 乘法器 U4 , 运算放大器 U2 , 所述运算放大器 U2连接运算放大器 Ul、 运算 放大器 U5、 电压比较器 U7、 运算放大器 ϋ8, 所述运算放大器 U3连接运算放大 器 U2, 乘法器 U4 , 所述运算放大器 U5连接模拟开关 U6, 所述电压比较器 U7 连接模拟开关 U6 , 所述运算放大器 U8连接运算放大器 U5、 乘法器 U9、 乘法器 U10, 所述乘法器 U9连接模拟开关 U6, 所述乘法器 U10连接模拟开关 U6;
所述运算放大器 U1的第 1引脚通过电阻 Rx与第 2引脚相接, 通过电阻 R1 与第 6引脚相接, 第 3引脚、 第 5引脚、 第 10引脚、 第 12引脚接地, 第 4引 脚接 VCC, 第 11 引脚接 VEE, 第 6引脚先接电阻 Rcl l与电容 C11的并联, 再 接电阻 Rcl2与电容 C12的并联, 又接电阻 Rcl 3与电容 C13的并联后接第 7引 脚, 第 7引脚通过电阻 R13接第 13引脚, 接 U4的第 1引脚, 通过电阻 Ral接 U5的第 2引脚, 接 U7的第 5引脚, 接 U8的第 2引脚, 接 U9的第 1引脚, 第
8引脚通过电阻 R25接第 9引脚, 第 13引脚通过电阻 R14接第 14引脚, 第 14 引脚通过电位器 R11接第 2引脚, 通过电位器 R22接 U2的第 2引脚;
所述运算放大器 U2 的第 1引脚通过电阻 Ry与第 2引脚相接, 通过电阻 R2与第 6引脚相接, 第 3 脚、 第 5引脚、 第 10引脚、 第 12引脚接地, 第 4 引脚接 VCC, 第 11引脚接 VEE, 第 6引脚先接电阻 Rc21与电容 C21的并联, 再接 Rc22与电容 的并联, 又接 Rc23与电容 C23的并联后接第 7引脚, 第 7引脚通过电位器 R23与第 2引脚相连, 通过电阻的 R24接 U1的第 9引脚, 通 过电位器 R12接 U1的第 2引脚, 通过 Ra6接 U5的第 11引脚, 接 U7的第 11 引脚, 接 U8的第 13引脚,接 U10的第 1引脚, 第 8引脚通过电阻 R33接第 13 引脚, 先接 Rc31与电容 C3:.的并联, 再接 Rc32与电容 C32的并联, 又接电阻 Rc33与电容 C33的并联后接第 9引脚, 第 13引脚通过电阻 R34接第 14引脚, 第 14引脚通过电位器 R32接 U3的第 2引脚, 接 U4的第 3引脚;
所述运算放大器 U3第 1引脚通过电阻 Rz与第 2引脚相接, 通过电阻 R3 与 U2的第 9引脚相接, ϋ3第 1引脚通过 R32接 U2的 14引脚, 第 3引脚接 地, 第 4引脚接 VCC, 第 5 引脚、 第 6引脚、 第 7引脚、 第 8引脚、 第 9引 脚、 笫 10引脚、 第 12引脚、 第 13引脚、 第 14引脚悬空, 笫 11引脚接 VEE; 所述乘法器 U4的第 1引脚接 U1的第 7引脚, 第 3引脚接 U2的第 14引 脚, 第 2、 4、 6引脚均接地, 第 5引脚接 VEE , 第 7引脚接通过电阻 R21接 1)2 的第 2引脚, 第 8引脚接 VCC;
所迷运算放大器 U5的第 1引脚通过二极管 D3接第 2引脚, 第 2引脚通 过电阻 Ral接 U1的第 7引脚, 通过电阻 Ra2和二极管 D4的串联接第 1引脚, 通过电阻 Ral和电阻 Ra5的串联接第 6引脚, 通过电阻 Ra 3接第 6引脚, 第 3 引脚、 第 5引脚、 第 10引脚、 第 12引脚接地, 第 4引脚接 VCC, 第 11引脚接 VEE, 第 6引脚通过电阻 Ra4接第 7引脚, 第 7引脚接 U6的第 6引脚, 第 8引 脚接 ϋ6的第 4引脚, 通过电阻 Ra9接第 9引脚, 第 9引脚通过电阻 Ra8和二 极管 D6的串联接第 14引脚, 第 13引脚通过电阻 Ra7和二极管 D6的串联接第 14引脚, 第 14引脚通过二极管 D5接第 13引脚;
所述模拟开关 U6的第 1引脚 U7的第 2引脚, 第 2引脚、 第 14引脚接正 14V电源, 第 3引脚接负 14V电源, 第 4引脚接 U10的第 7引脚, 第 5引脚接 U5的第 8引脚, 第 6引脚接 U9的第 7引脚, 第 7引脚接 ϋ5的第 7引脚, 第 8 引脚通过电位器 R31接 U3的第 2引脚, 第 9引脚, 第 10引脚, 第 11 引脚, 第 12引脚, 第 13引脚悬空, 第 15引脚接地, 第 16引脚接 U7的第 13引脚; 所述电压比较器 U7的第 1 引脚、 第 6引脚、 第 7引脚、 第 8引脚、 第 9 引脚、 第 14引脚悬空, 第 1引脚通过电阻 R01接正 14V电源, 通过二极管 D1 和电阻 R02 的串联接地, 第 13 引脚通过电阻 R03接正 14V电源, 通过二极管 D2和电阻 R03的串联接地;
所述运算放大器 U8的第 1引脚通过电阻 Rs l接第 6引脚, 第 2引脚接 U1 的第 7引脚, 第 3引脚、 第 5引脚、 第 10引脚、 第 12引脚接地, 第 4引脚接 VCC, 第 11 引脚接 VEE, 第 6引脚通过电阻 Rs2接第 7引脚, 第 7引脚接 U10 的第 3引脚, 第 8 引脚接 t 9的第 3引脚, 第 9 引脚通过电阻 Rs 3接第 14引 脚, 第 13引脚接 U2的第 7引脚;
所述乘法器 U9的第 1 引脚接 U1 的第 7 引脚, 第 3 引脚接 U8的第 8 引 脚, 第 2引脚、 第 4引脚、 第 6引脚接地, 第 5引脚接 VEE, 第 7引脚接 U6的 第 6引脚, 第 8引脚接 VCC;
所述乘法器 U10的第 1 引脚接 U2的第 7 引脚, 第 3引脚接 U8的第 7引 脚, 第 2引脚、 第 4引脚、 第 6引脚接地, 第 5引脚接 VEE, 第 7引脚接 U6的 第 4引脚第 8引脚接 VCC。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201210367549.5A CN102904709B (zh) | 2012-09-27 | 2012-09-27 | 基于Chen型系统的分数阶四个系统自动切换混沌系统方法及模拟电路 |
CN201210367549.5 | 2012-09-27 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2014048051A1 true WO2014048051A1 (zh) | 2014-04-03 |
Family
ID=47576763
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/CN2013/000421 WO2014048051A1 (zh) | 2012-09-27 | 2013-04-12 | 基于Chen型系统的分数阶四个系统自动切换混沌系统方法及模拟电路 |
Country Status (2)
Country | Link |
---|---|
CN (1) | CN102904709B (zh) |
WO (1) | WO2014048051A1 (zh) |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102916802B (zh) * | 2012-09-27 | 2014-12-17 | 滨州学院 | 基于Lorenz型系统的分数阶四个系统自动切换混沌系统方法及模拟电路 |
CN102904709B (zh) * | 2012-09-27 | 2014-12-24 | 国家电网公司 | 基于Chen型系统的分数阶四个系统自动切换混沌系统方法及模拟电路 |
CN103368723B (zh) * | 2013-07-03 | 2017-02-15 | 淄博职业学院 | 分数阶四个系统自动切换混沌系统方法及模拟电路 |
CN105634724B (zh) * | 2014-01-07 | 2019-02-26 | 滨州学院 | 一个具有2个平衡点的双翼吸引子混沌电路 |
CN103780372B (zh) * | 2014-02-22 | 2015-06-10 | 四川大学 | 一种分数阶次不同的含y2的chen混沌切换系统方法及电路 |
CN103780374B (zh) * | 2014-02-22 | 2015-06-10 | 四川大学 | 一种分数阶次不同的含x2的chen混沌切换系统方法及电路 |
CN104202143B (zh) | 2014-08-31 | 2015-12-30 | 国家电网公司 | 基于五项最简混沌系统的四维无平衡点超混沌系统的模拟电路 |
CN104468079B (zh) * | 2014-12-03 | 2016-01-20 | 国网宁夏电力公司吴忠供电公司 | 基于忆阻器的经典Chen超混沌系统的构建方法及电路 |
CN105049192A (zh) * | 2015-08-19 | 2015-11-11 | 韩敬伟 | 一种0.6阶混合型与t型分数阶积分切换方法及电路 |
CN110198212B (zh) * | 2019-03-08 | 2021-07-27 | 天津大学 | 一种可调幅可切换平衡点混沌信号源的产生装置 |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6396137B1 (en) * | 2000-03-15 | 2002-05-28 | Kevin Mark Klughart | Integrated voltage/current/power regulator/switch system and method |
CN201726386U (zh) * | 2010-07-21 | 2011-01-26 | 滨州学院 | 超混沌/混沌系统通用模拟电路 |
CN102694643A (zh) * | 2012-04-27 | 2012-09-26 | 广东第二师范学院 | 一种复合混沌信号发生器 |
CN102904709A (zh) * | 2012-09-27 | 2013-01-30 | 滨州学院 | 基于Chen型系统的分数阶四个系统自动切换混沌系统方法及模拟电路 |
CN202818326U (zh) * | 2012-10-08 | 2013-03-20 | 滨州学院 | 实现Chen型系统的分数阶四个系统自动切换模拟电路 |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101931526B (zh) * | 2010-08-23 | 2011-12-28 | 滨州学院 | 一种实现自动切换混沌系统的方法及模拟电路 |
CN102385659B (zh) * | 2011-12-13 | 2012-11-28 | 滨州学院 | 一种实现分数阶三个系统自动切换混沌系统的方法及模拟电路 |
-
2012
- 2012-09-27 CN CN201210367549.5A patent/CN102904709B/zh active Active
-
2013
- 2013-04-12 WO PCT/CN2013/000421 patent/WO2014048051A1/zh active Application Filing
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6396137B1 (en) * | 2000-03-15 | 2002-05-28 | Kevin Mark Klughart | Integrated voltage/current/power regulator/switch system and method |
CN201726386U (zh) * | 2010-07-21 | 2011-01-26 | 滨州学院 | 超混沌/混沌系统通用模拟电路 |
CN102694643A (zh) * | 2012-04-27 | 2012-09-26 | 广东第二师范学院 | 一种复合混沌信号发生器 |
CN102904709A (zh) * | 2012-09-27 | 2013-01-30 | 滨州学院 | 基于Chen型系统的分数阶四个系统自动切换混沌系统方法及模拟电路 |
CN202818326U (zh) * | 2012-10-08 | 2013-03-20 | 滨州学院 | 实现Chen型系统的分数阶四个系统自动切换模拟电路 |
Also Published As
Publication number | Publication date |
---|---|
CN102904709B (zh) | 2014-12-24 |
CN102904709A (zh) | 2013-01-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2014048051A1 (zh) | 基于Chen型系统的分数阶四个系统自动切换混沌系统方法及模拟电路 | |
WO2014048052A1 (zh) | 基于Lü型系统的分数阶四个系统自动切换混沌系统的方法及模拟电路 | |
WO2014048053A1 (zh) | 基于Lorenz型系统的分数阶四个系统自动切换混沌系统的方法及模拟电路 | |
WO2014048054A1 (zh) | 基于Liu型系统的分数阶四个系统自动切换混沌系统的方法及模拟电路 | |
CN103368723B (zh) | 分数阶四个系统自动切换混沌系统方法及模拟电路 | |
CN102957531B (zh) | 一种实现Lorenz型七个系统自动切换混沌系统的方法及模拟电路 | |
WO2013086777A1 (zh) | 一种实现分数阶三个系统自动切换混沌系统的方法及模拟电路 | |
Hosseinkhani et al. | Using cipher key to generate dynamic S-box in AES cipher system | |
Yuan et al. | Further results on permutation polynomials over finite fields | |
CN106921487B (zh) | 可重构s盒电路结构 | |
WO2013071689A1 (zh) | 一种实现整数阶与分数阶自动切换混沌系统的方法及模拟电路 | |
WO2014067226A1 (zh) | 一种实现Chen型七个系统自动切换混沌系统的方法及模拟电路 | |
CN107659752A (zh) | 基于dna编码和混沌的多图像加密方法 | |
WO2011153666A1 (zh) | 一种s盒构造方法及s盒 | |
Güzel et al. | A new matrix form to generate all 3× 3 involutory MDS matrices over F2m | |
CN116663038A (zh) | 数据加密的方法、装置及电子设备 | |
CN202818326U (zh) | 实现Chen型系统的分数阶四个系统自动切换模拟电路 | |
CN104301096A (zh) | Aes轮运算方法和电路 | |
Deshpande et al. | AES encryption engines of many core processor arrays on FPGA by using parallel, pipeline and sequential technique | |
Rao et al. | Secure image steganography based on randomized sequence of cipher bits | |
Jasim et al. | A hyper-chaotic system and adaptive substitution box (S-Box) for image encryption | |
CN202818325U (zh) | 实现Lorenz型系统的分数阶四个系统自动切换模拟电路 | |
CN103532696A (zh) | 一种可产生双涡卷混沌吸引子的Jerk电路 | |
Naito | Blockcipher-based double-length hash functions for pseudorandom oracles | |
WO2016191899A1 (zh) | 一种实现Chen型七个系统自动切换混沌系统的方法及模拟电路 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 13842540 Country of ref document: EP Kind code of ref document: A1 |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 13842540 Country of ref document: EP Kind code of ref document: A1 |