WO2014008739A1 - Substrat matriciel, affichage à cristaux liquides et son procédé de pilotage - Google Patents

Substrat matriciel, affichage à cristaux liquides et son procédé de pilotage Download PDF

Info

Publication number
WO2014008739A1
WO2014008739A1 PCT/CN2012/085922 CN2012085922W WO2014008739A1 WO 2014008739 A1 WO2014008739 A1 WO 2014008739A1 CN 2012085922 W CN2012085922 W CN 2012085922W WO 2014008739 A1 WO2014008739 A1 WO 2014008739A1
Authority
WO
WIPO (PCT)
Prior art keywords
line
common
lines
scan
liquid crystal
Prior art date
Application number
PCT/CN2012/085922
Other languages
English (en)
Chinese (zh)
Inventor
张成凤
李元
杨金金
Original Assignee
上海天马微电子有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 上海天马微电子有限公司 filed Critical 上海天马微电子有限公司
Priority to EP12880905.0A priority Critical patent/EP2874002A4/fr
Priority to US14/137,945 priority patent/US9568786B2/en
Publication of WO2014008739A1 publication Critical patent/WO2014008739A1/fr

Links

Classifications

    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333—Constructional arrangements; Manufacturing methods
    • G02F1/1343—Electrodes
    • G02F1/134309—Electrodes characterised by their geometrical arrangement
    • G02F1/134363—Electrodes characterised by their geometrical arrangement for applying an electric field parallel to the substrate, i.e. in-plane switching [IPS]
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3648—Control of matrices with row and column drivers using an active matrix
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3648—Control of matrices with row and column drivers using an active matrix
    • G09G3/3655—Details of drivers for counter electrodes, e.g. common electrodes for pixel capacitors or supplementary storage capacitors
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
    • G09G2300/0876—Supplementary capacities in pixels having special driving circuits and electrodes instead of being connected to common electrode or ground; Use of additional capacitively coupled compensation electrodes
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0202—Addressing of scan or signal lines
    • G09G2310/0218—Addressing of scan or signal lines with collection of electrodes in groups for n-dimensional addressing
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/08—Details of timing specific for flat panels, other than clock recovery

Definitions

  • the invention belongs to the field of liquid crystal display, and in particular relates to an array substrate, a liquid crystal display and a control method thereof.
  • Liquid crystal display is a flat panel display that is widely used at present.
  • a widely used liquid crystal display in the prior art is a Thin Film Transistor Liquid Crystal Display (LED), wherein the TFT includes an amorphous silicon thin film transistor ( a- Si TFT) and a polysilicon thin film transistor (Ploy).
  • a- Si TFT amorphous silicon thin film transistor
  • Ploy polysilicon thin film transistor
  • -Si TFT the polysilicon thin film transistor is further divided into a low temperature poly-silicon transistor (LTPS) and a high temperature poly-silicon transistor (HTPS), which is generally used in the prior art.
  • LTPS low temperature poly-silicon transistor
  • HTPS high temperature poly-silicon transistor
  • the called TFT-LCD refers to a-Si TFT-LCD, and its internal structure circuit diagram is shown in Figure 1. Its structure is as follows:
  • the pixel unit 110 On the array substrate of the TFT-LCD, a plurality of mutually parallel scanning lines S1-Sm and a plurality of parallel data lines D1-Dn are disposed, and the scanning lines and the data lines are disposed at intersections, and the intersections of the two are disposed at The pixel unit 110, thereby forming an array of pixel cells.
  • the pixel unit 110 includes a transistor 112 having a gate connected to a corresponding scan line, a source connected to the corresponding data line, and a drain coupled to the common voltage Vcom through the pixel element 114.
  • a storage capacitor 116 is coupled to stabilize the voltage across the pixel source 114.
  • a scan signal is first sent to the scan line to turn on the transistor connected to the scan line, and then a data signal is input to each pixel unit 110 by the data line, and the data signal is received from the transistor 112.
  • the source is turned on to the drain to start charging the storage capacitor 114.
  • the common voltage Vcom is input to the other end of the pixel element 114. Since Vcom is different from the voltage of the drain of the transistor, a voltage difference is formed across the pixel element 114. Thereby, the pixel element 114 is illuminated.
  • the common voltage is connected to the entire substrate.
  • the common voltage Vcom needs to be driven.
  • the load is all the pixel units on the entire array substrate, thereby causing a problem that the common voltage Vcom driving capability is insufficient.
  • a common line is arranged for each row of pixel units, and a common voltage is provided to the pixel unit through a common line, and the common line passes through a transistor 21 and corresponding scanning.
  • the lines are connected, wherein the gate of the transistor 21 is connected to the corresponding scan line, the drain is connected to the common line, and the sources of all the transistors 21 on the array substrate are connected to a common voltage supply terminal.
  • the transistor in the row of pixel units and the transistor 21 connected to the corresponding common line are simultaneously turned on by the scanning signal, thereby providing a common voltage for the pixel unit row by row, reducing the load of the common voltage, and improving the Vcom. Drive capability.
  • the pixel charging time away from the input terminal of the common voltage signal due to the RC delay is too short to affect the display quality; and since the common electrode line is energized only when the scanning line is turned on, it is in a floating state at other times. Any disturbance will affect it and reduce the quality of the display.
  • an object of the present invention to provide an array substrate, a liquid crystal display, and a control thereof which improve the display effect of an image.
  • An array substrate comprising: a plurality of scan lines parallel to each other in a first direction; a plurality of data lines parallel to each other in a second direction, the first direction intersecting the second direction; a plurality of pixel units, setting At the intersection of the scan line and the data line; a plurality of common lines, a common line is arranged with a row of pixel units, and the two are electrically connected; the common voltage supply line includes a high level of the common voltage to provide the line and the common voltage a low-level supply line; a plurality of dual-selection switching elements including a control terminal, two input terminals, and an output terminal, each of the output terminals of the two-way selection switching element being connected to a common line, the two-way selection switch The two input terminals are respectively connected to a high level of the common voltage to provide a line and a common voltage low level providing line, and the high level or low level is selectively input to the common line through a control signal input by the control end.
  • the common voltage supply line is two groups, respectively providing a line for the first common voltage and a second common voltage supply line, each set of lines including a high level supply line of a common voltage and a common voltage low level supply line, wherein the first common voltage supply line passes through the two way selection switching element One end of the common line is connected, and the second common voltage supply line is connected to the other end of the common line through the two-way selection switching element.
  • control signal is a clock signal.
  • the set of common lines includes only one common line.
  • the embodiment of the invention further discloses a liquid crystal display, comprising: the array substrate described above, a color filter substrate disposed opposite to the array substrate, and a liquid crystal layer therebetween; and connected to the plurality of scan lines a gate driving circuit, sending a plurality of scan signals through the plurality of scan lines; a source driving circuit connected to the plurality of data lines, sending a plurality of image data through the plurality of data lines; and the control circuit respectively
  • the gate driving circuit and the source driving circuit are coupled to each other and control normal operation of the two; a switching control circuit connected to the control ends of the plurality of dual selection switching elements, controlling the two-way selection switching element
  • the line is connected, and a high level or a low level is selectively input to the common line through an output control signal.
  • the switch control circuit integrates the gate drive circuit, the source drive circuit, or the control circuit.
  • the pixel unit comprises: a transistor having a gate connected to the scan line, a source connected to the data line, and a pixel element having one end connected to the drain of the transistor and the other end being connected to the common
  • the lines are connected; a storage capacitor is connected across the pixel elements.
  • the pixel unit includes: a first transistor having a gate connected to the scan line, a source connected to the data line; and a second transistor having a gate coupled to a gate of the first transistor, The source is coupled to the drain of the first transistor; the pixel element has one end connected to the drain of the second transistor and the other end connected to the common line; and a storage capacitor connected across the two ends of the pixel element .
  • the transistor is an amorphous silicon thin film transistor, or a low temperature polysilicon thin film transistor, or a high temperature polysilicon thin film transistor.
  • the embodiment of the invention further discloses a liquid crystal display control method, which is applied to the liquid crystal display described above, the method comprising: supplying power to a corresponding public line before providing a scan signal for a certain scan line, When the scan line provides the scan signal, each pixel unit connected to the scan line has a common potential, and the potential of the common line is kept unchanged during the display time of one frame of the screen; During the next frame scan, the potential applied to each common line is inverted.
  • the array substrate of the liquid crystal display has n scan lines and n common lines.
  • the initial power supply time of the nth common line is from the n-4th scan line.
  • the nth common line and the n-1th scan line are simultaneously powered.
  • the potentials of two adjacent common lines are opposite in the display time of one frame of the picture.
  • the specific way of supplying power to the common line is: at the same time, by two two-way selection switching elements located at two ends of a common line, the two ends of the common line are respectively provided with the first common voltage supply line and the first The same potential of the two common voltage supply lines is connected to the line, and the first common voltage supply line and the second common voltage supply line simultaneously supply power to the common line.
  • the solution provided by the embodiment of the present invention has the following advantages:
  • the array substrate and the liquid crystal display provided by the embodiments of the present invention provide a structural basis for the control process of the liquid crystal display, and the potential of each common line can be individually controlled by the two-way selection switching element, so that the display can be advanced and scanned in the display process.
  • the common line corresponding to the line is powered, so that when the scan signal is supplied to the scan line, each pixel unit connected to the scan line already has a common potential, so that the row of pixel elements can be turned on immediately after their respective transistors are turned on. A potential difference is formed across the pixel elements, thereby avoiding a poor display effect due to a common potential delay.
  • the common lines of each row remain unchanged, that is, during the entire display process, the common lines are not suspended, thereby avoiding crosstalk between the common lines of each row, thereby ensuring display.
  • the stability of the common voltage during the process is reversed with the refresh rate of the picture, thereby avoiding the problem that the liquid crystal ages caused by the liquid crystal being in the same potential control for a long time, further ensuring the normal display of the display.
  • FIG. 2 is a diagram showing an equivalent circuit structure of another prior art liquid crystal display
  • FIG. 3 is an equivalent circuit structure diagram of another pixel unit in another prior art
  • FIG. 5 is an equivalent circuit structure diagram of a liquid crystal display according to another embodiment of the present invention
  • FIG. 6 is an equivalent circuit structure of a pixel unit in a liquid crystal display disclosed in an embodiment of the present invention.
  • FIG. 7 is an equivalent circuit configuration diagram of a pixel unit in a liquid crystal display according to another embodiment of the present invention.
  • FIG. 8 and FIG. 9 are schematic diagrams showing a power supply mode of a common line in a two-frame display process in a liquid crystal display control method according to an embodiment of the present invention.
  • FIG. 3 is a circuit diagram of the inside of one pixel unit of FIG.
  • the transistors 301 and 214 After inputting the scan signal to the Gm-1 scan lines, the transistors 301 and 214 are turned on, and the data signal is input to the source of the transistor 301 via the data line D1. After the transistor 301 is turned on, the pixel signal can be transmitted through the short-term signal. One end of 303 is input to the first potential. After the transistor 214 is turned on, the Vcom supply terminal inputs a common voltage to the source of the transistor 214, and then transmits the common voltage to the other end of the pixel element 303 via the transmission line, thereby The terminal forms a voltage difference.
  • the common voltage through the transistor 214 needs to transmit the common voltage to the entire line of the common line as shown in FIG. 2, and the transistor 301 only needs to carry the data.
  • the signal is transmitted to the inside of the pixel unit where it is located, that is, the load driven by the transistor 214 is significantly larger than the transistor 301, so the signal transmission speed on the common line is necessarily slower than the internal transmission speed of the pixel unit, thereby causing the signal on the common line.
  • a delay occurs, causing the pixel unit 303 to display a delay.
  • the turn-on and turn-off of the transistor 214 is also controlled by the scan signal, that is, after the scan signal of a certain row is turned off, the corresponding common line is suspended, and the external signal is easily disturbed by external interference, such as capacitive coupling. Or when it is applied to the scan lines and common lines of other lines, it is easy to affect A common line that is in a floating state, thus affecting the display effect.
  • an embodiment of the present invention discloses an array substrate, the array substrate includes: a plurality of scan lines parallel to each other in a first direction; a plurality of data lines parallel to each other in a second direction, the first direction and the The second direction intersects, in which the first direction is substantially perpendicular to the second direction; a plurality of pixel units are disposed at intersections of the scan lines and the data lines; a plurality of common lines, one common line is accompanied by a row of pixel units And the two are electrically connected, that is, each common line is electrically connected to the corresponding pixel unit row; the common voltage supply line includes a high voltage providing line of the common voltage and a common voltage low level providing line; a plurality of two-way selection switching elements of the control terminal, the two input terminals and one output terminal, wherein the output ends of each of the two-way selection switching elements are connected to a common line, and the two input terminals of the two-way selection switch are respectively connected to the common The high level of the voltage provides
  • the embodiment of the invention further discloses a liquid crystal display having the above array substrate, the display further comprising: a color film substrate disposed opposite to the array substrate; and a liquid crystal layer disposed therebetween; a gate driving circuit connected to the plurality of scan lines, and sending a plurality of scan signals through the plurality of scan lines; and a source driving circuit connected to the plurality of data lines, sending a plurality of image data through the plurality of data lines a control circuit coupled to the gate drive circuit and the source drive circuit, respectively, and controlling normal operation of the two; a switch control circuit connected to the control ends of the plurality of dual select switch elements, controlling the The connection circuit of the switching element is double-selected, and a high level or a low level is selectively input to the common line through an output control signal.
  • the embodiment of the present invention further discloses a method for controlling the liquid crystal display, the method comprising: supplying power to a corresponding common line before providing a scan signal for a certain scan line, to be the scan line
  • a scan signal for a certain scan line
  • each pixel unit connected to the scan line has a common potential, and the potential of the common line is kept unchanged during the display time of one frame; during the next frame scan, The potential applied by the common line is reversed.
  • the common line corresponding to the scan line is powered in advance before the scan signal is provided for the scan line, so that when the scan signal is provided for the scan line, each pixel unit connected to the scan line already has a common Potential so that the row of pixel elements can be turned on in their respective transistors Immediately after the start, a potential difference is formed across the pixel elements, thereby avoiding poor display performance due to the common potential delay.
  • the common lines of each row remain unchanged, that is, during the entire display process, the common lines are not suspended, thereby avoiding crosstalk between the common lines of each row, thereby ensuring display.
  • the stability of the common voltage during the process is reversed with the refresh rate of the picture, thereby avoiding the problem that the liquid crystal ages caused by the liquid crystal being in the same potential control for a long time, further ensuring the normal display of the display.
  • the circuit structure of the array substrate disclosed in the embodiment of the present invention is as shown in FIG. 4.
  • the circuit structure of the array substrate in the embodiment of the present invention is described by taking only the single-gate-driven array substrate as an example.
  • the array substrate includes:
  • each of the two-way selection switching elements having a control end a and two input ends, respectively being a first input end bl and a second input end b2, and an output end c
  • the output terminal c of each of the two-way selection switching elements is connected to a common line, and the two input terminals bl and b2 are respectively connected to a common voltage high-level supply line VcomH and a common voltage low-level supply line VcomL, through the control terminal
  • the input control signal selectively inputs a high level or a low level to the common line.
  • the control signal is preferably a clock signal, and the control common line accesses different lines at different times.
  • a set of common lines connected to the same two-way selection switch element includes at least one common line, but the number of common lines included in the set of common lines is smaller than the number of common lines included in the array substrate.
  • the circuit connection manner is as shown in FIG. 4.
  • the common line connecting the same two-way selection switching element may be a plurality of common lines adjacent to each other, or may be a common line between each other, or a common line adjacent to each other. And the public line between each other.
  • the two common lines connected may be Coml and Com2, if K1 is connected
  • the common lines that are connected to each other can be Coml and Com3.
  • a common line included in a common line is mutually spaced, and more preferably, the number of common lines included in a common line is not more than 4, and more preferably, only one public is included in a set of common lines.
  • only one two-way selection switching element is connected to a common line as an example for explanation.
  • the two-way selection switching element K1 When a two-way selection switching element is connected to a common line, the two-way selection switching element K1 is taken as an example, the first input end b1 is connected to VcomH, the second input end b2 is connected to VcomL, and the output end is connected to Coml, and its control end is connected.
  • a is connected to a switch control circuit 41, which can issue the clock signal.
  • the switch control circuit can be integrated with the gate drive circuit, or integrated with the source drive circuit, or integrated with the control circuit of the entire array substrate.
  • the control circuit is generally fabricated on a control chip, and only the switch is used in FIG. The manner in which the control circuit 41 is integrated with the gate drive circuit will be described as an example.
  • a common voltage supply line is respectively disposed at two ends of a row of pixels, that is, the common voltage supply line is two groups, respectively a common voltage supply line 51 and a second common voltage supply line 52, each set of lines including a common voltage high level supply line VcomH and a common voltage low level providing line connected to one end of the common line, the second common A voltage supply line 52 is connected to the other end of the common line through the two-way selection switching element.
  • each group of common lines there are two dual-channel selection switching elements on each group of common lines.
  • the switching elements are respectively disposed at two ends of the common line, and the input ends of each of the two-way selection switching elements are respectively connected to a common voltage supply line.
  • the two sets of common voltage supply lines at both ends of the set of common lines simultaneously apply a common voltage to a set of common lines, further improving the ability of the common voltage to drive the load.
  • a set of common lines includes at least one common line, and FIG. 4 and FIG. 5 only take a group of common lines including a common line as an example for description.
  • the two sets of common voltage supply lines located at both ends of the common line are at the same time, and the voltages applied to the same common line are the same, that is, applied by two two-way selection switching elements at both ends of one common line.
  • the control signals must be identical.
  • the same switch control circuit can control the dual select switch elements at both ends of the common line.
  • liquid crystal display comprising:
  • the switch control circuit can be integrated with the gate drive circuit in one chip, or can be integrated in the same chip as the source drive circuit, or integrated in the same chip with the control circuit, in this embodiment.
  • the switch control circuit is integrated with the gate drive circuit.
  • the liquid crystal display in this embodiment is preferably a single-gate controlled display.
  • a pixel unit formed by intersection of G1 and D1 is taken as an example.
  • the pixel unit includes: a transistor 601, a gate thereof and a scan line G1. Connected, the source is connected to the data line D1; the pixel element 602 has one end connected to the drain of the transistor 601 and the other end connected to the common line Co1; and a storage capacitor 603 is connected across the pixel element 602.
  • the liquid crystal display may also be a dual gate controlled display, as shown in FIG. 7 , taking a pixel unit formed by intersection of G1 and D1 as an example, the pixel unit includes: a first crystal
  • the gate 701 has a gate connected to the scan line G1 and a source connected to the data line D1.
  • the second transistor 702 has a gate coupled to the gate of the first transistor 701, that is, the gate of the two and the same scan line G1. Connected, the source of the second transistor 702 is coupled to the drain of the first transistor 701; the pixel element 703 has one end connected to the drain of the second transistor 702 and the other end connected to the common line Co1; the storage capacitor 704, Across the two ends of the pixel element 703.
  • the transistor included in the pixel unit may be, for example, a single-gate controlled display or a dual-gate controlled display.
  • An amorphous silicon thin film transistor a-Si TFT, or a low temperature polysilicon thin film transistor LTPS, or a high temperature polysilicon thin film transistor HTPS.
  • the pixel element described above includes a pixel electrode of a pixel region and liquid crystal molecules located in a corresponding pixel electrode control region.
  • the liquid crystal display in this embodiment is preferably a planar electric field mode liquid crystal display in which a common line is formed on an array substrate, and includes a display of an IPS, FFS, and AFFS driving method in terms of a driving method.
  • the storage capacitor in this embodiment, there are two ways to form the storage capacitor in this embodiment. One is formed by overlapping the pixel electrode with the common line of the row, and the other is that the pixel electrode overlaps with the common line of the previous row and the common line of the row. form.
  • another embodiment of the present invention discloses a liquid crystal display control method, which is applied to the liquid crystal display described in the above embodiments, and the method includes:
  • Step 1 Before providing a scan signal for a certain scan line, supplying power to the corresponding common line, so that when the scan signal is supplied to the scan line, each pixel unit connected to the scan line has a common potential, and Keeping the potential of the common line unchanged during the display time of one frame;
  • the common line connected to the pixel unit to be turned on is charged in advance to ensure that the common voltage has been applied to one end of the pixel element when the transistor in the pixel unit is turned on, so that the row of pixel elements can be in their respective Immediately after the corresponding transistor is turned on, a potential difference is formed across the pixel elements, thereby avoiding the delay of the common voltage.
  • Step 2 During the next frame scan, the potential applied to each common line is inverted.
  • the potential of the common line is reversed with the refresh rate of the picture, thereby avoiding the problem of liquid crystal aging caused by the liquid crystal being in the same potential control for a long time, further ensuring the normal display of the display.
  • the common voltage delay in order to avoid the common voltage delay, it is only necessary to apply a common voltage to one end of the pixel element before the transistors in each row of pixel cells are turned on. In other words, all the common lines on the entire array substrate can be charged in advance.
  • the potentials of the common lines may be identical.
  • the charging time of the common line in order to avoid excessive load on the common voltage supply terminal, is too long, and it is preferable to charge only a part of the common line at the same time, and more preferably, at the same time.
  • a two-way selection switching element is connected to only one common line, that is, only one common line is charged at the same time, as shown in FIGS. 4 and 5.
  • the common line is preferred in this embodiment.
  • the charging start time is the same as the starting time for supplying the scanning signal to the scanning line, that is, simultaneously starting to supply power to the common line and the scanning line, and the common line is not the common line accompanying the scanning line.
  • the starting power supply time of the common line is the starting power supply time of the n-4th scanning line, the starting power supply time of the n-1th scanning line, and more preferably, the nth common line and the n-1th
  • the scan line is powered at the same time.
  • the control signal received by the dual select switch element K2 is synchronized with the scan signal received by the scan line G1
  • the control signal received by K3 is synchronized with the scan signal received by the scan line G2.
  • the potentials for charging all the common lines on the array substrate may be the same, and in the next frame scanning process, the potentials of the common lines may be reversed, in this embodiment, Further reducing the load of the common voltage supply terminal, preferably providing a high potential for a part of the common line and providing a low potential for the other part of the common line. More preferably, as shown in FIG. 8, in the display time of one frame of the screen in this embodiment, The potentials of two adjacent common lines are opposite, during the scanning of the next frame, The common line applies a potential opposite to the previous frame, as shown in FIG.
  • Another embodiment of the present invention discloses another liquid crystal display control method applied to a liquid crystal display having two sets of common voltage supply lines.
  • the specific manner of supplying power to the public line is: at the same time And connecting the two ends of the common line to the same potential supply line of the first common voltage supply line and the second common voltage supply line by two two-way selection switching elements located at two ends of a common line, respectively, by the first common voltage Providing the line and the second common voltage supply line simultaneously supplies power to the common line, thereby further improving the ability of the common voltage supply terminal to drive the common line, further shortening the driving time of the common line.

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Chemical & Material Sciences (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Nonlinear Science (AREA)
  • Power Engineering (AREA)
  • Geometry (AREA)
  • Mathematical Physics (AREA)
  • Optics & Photonics (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Liquid Crystal Display Device Control (AREA)
  • Liquid Crystal (AREA)

Abstract

Substrat matriciel, affichage à cristaux liquides et son procédé de pilotage. Le substrat matriciel comporte des lignes de balayage multiples, des lignes de données multiples, des unités de pixels multiples et des lignes communes multiples, une ligne commune étant disposée au niveau d'une ligne d'unités de pixels. Le substrat matriciel comporte également un circuit servant à générer une tension commune et des multiples composants de commutateurs à deux choix, la sortie de chaque composant de commutateur à deux choix étant reliée à un ensemble de lignes communes, ses deux entrées étant respectivement reliées à une borne de sortie de niveau haut et à une borne de sortie de niveau bas du circuit de génération de tension commune afin d'alimenter la ligne commune avec le niveau haut ou le niveau bas. Le procédé de pilotage comporte les étapes consistant à : alimenter une ligne commune correspondant à une certaine ligne de balayage par une tension avant que la ligne de balayage considérée reçoive un signal de balayage, et maintenir fixe le niveau de la ligne commune au cours de l'affichage d'une trame d'image ; inverser le niveau de la ligne commune au cours du balayage de la trame suivante.
PCT/CN2012/085922 2012-07-13 2012-12-05 Substrat matriciel, affichage à cristaux liquides et son procédé de pilotage WO2014008739A1 (fr)

Priority Applications (2)

Application Number Priority Date Filing Date Title
EP12880905.0A EP2874002A4 (fr) 2012-07-13 2012-12-05 Substrat matriciel, affichage à cristaux liquides et son procédé de pilotage
US14/137,945 US9568786B2 (en) 2012-07-13 2013-12-20 Array substrate with multiple common lines, liquid crystal display and control method thereof

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201210244083.X 2012-07-13
CN201210244083.XA CN103293798B (zh) 2012-07-13 2012-07-13 阵列基板、液晶显示器及其控制方法

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US14/137,945 Continuation US9568786B2 (en) 2012-07-13 2013-12-20 Array substrate with multiple common lines, liquid crystal display and control method thereof

Publications (1)

Publication Number Publication Date
WO2014008739A1 true WO2014008739A1 (fr) 2014-01-16

Family

ID=49094937

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2012/085922 WO2014008739A1 (fr) 2012-07-13 2012-12-05 Substrat matriciel, affichage à cristaux liquides et son procédé de pilotage

Country Status (4)

Country Link
US (1) US9568786B2 (fr)
EP (1) EP2874002A4 (fr)
CN (1) CN103293798B (fr)
WO (1) WO2014008739A1 (fr)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104505040B (zh) * 2014-12-25 2017-04-26 上海天马微电子有限公司 一种驱动方法及阵列基板、显示面板、显示装置
CN105629609A (zh) * 2016-02-18 2016-06-01 深圳市华星光电技术有限公司 阵列基板、液晶显示装置及液晶显示装置的驱动方法
CN105867033B (zh) * 2016-06-13 2019-06-14 厦门天马微电子有限公司 阵列基板以及液晶显示面板
CN109427287B (zh) * 2017-08-29 2020-12-22 昆山国显光电有限公司 适用于高像素密度的像素驱动电路、像素结构和制作方法
CN107608153A (zh) * 2017-09-28 2018-01-19 京东方科技集团股份有限公司 阵列基板、液晶显示器、显示面板及其驱动方法
CN107591143A (zh) * 2017-10-18 2018-01-16 京东方科技集团股份有限公司 公共电压补偿单元、补偿方法、驱动电路及显示面板
CN109215577B (zh) 2018-09-11 2020-06-23 重庆惠科金渝光电科技有限公司 一种驱动电路、驱动方法和显示面板
CN109767695B (zh) * 2019-03-28 2021-01-22 合肥京东方显示技术有限公司 一种显示装置及其老化方法
TWI757813B (zh) 2019-08-02 2022-03-11 矽創電子股份有限公司 抑制顯示面板閃爍之驅動方法及其驅動電路
CN113156723A (zh) * 2020-12-31 2021-07-23 绵阳惠科光电科技有限公司 一种显示面板及其驱动方法和显示装置
CN113393790B (zh) * 2021-05-20 2023-07-25 北海惠科光电技术有限公司 显示面板的驱动方法、装置及显示装置
CN114694614B (zh) * 2022-04-25 2023-08-08 北京奕斯伟计算技术股份有限公司 显示驱动方法、系统及显示终端

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1115535A (zh) * 1993-12-24 1996-01-24 夏普株式会社 图像显示装置
US20060208985A1 (en) * 2004-12-07 2006-09-21 Lg.Philips Lcd Co., Ltd. Liquid crystal display device and operating method thereof
US20070057887A1 (en) * 2005-08-18 2007-03-15 Naoyuki Itakura Display device and drive method of same
CN101154004A (zh) * 2006-09-28 2008-04-02 爱普生映像元器件有限公司 液晶装置的驱动电路、驱动方法、液晶装置及电子设备
US20090128527A1 (en) * 2007-08-30 2009-05-21 Sony Corporation Display apparatus, driving method of the same and electronic equipment using the same

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2524714B1 (fr) * 1982-04-01 1986-05-02 Suwa Seikosha Kk Transistor a couche mince
WO2001073743A1 (fr) 2000-03-28 2001-10-04 Seiko Epson Corporation Afficheur a cristaux liquides, procede et dispositif de commande d'un afficheur a cristaux liquides, dispositif electronique
KR101260838B1 (ko) * 2006-06-30 2013-05-06 엘지디스플레이 주식회사 액정표시장치
JP4277894B2 (ja) * 2006-11-06 2009-06-10 エプソンイメージングデバイス株式会社 電気光学装置、駆動回路および電子機器
JP2008249831A (ja) * 2007-03-29 2008-10-16 Seiko Epson Corp 液晶装置、液晶装置の駆動回路、液晶装置の駆動方法、および電子機器
JP2009205097A (ja) * 2008-02-29 2009-09-10 Epson Imaging Devices Corp 電気光学装置及び電子機器
JP2009205096A (ja) * 2008-02-29 2009-09-10 Epson Imaging Devices Corp 電気光学装置及び電子機器
JP2009210674A (ja) * 2008-03-03 2009-09-17 Epson Imaging Devices Corp 電気光学装置及び電子機器
JP2010107739A (ja) * 2008-10-30 2010-05-13 Hitachi Displays Ltd 液晶表示装置

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1115535A (zh) * 1993-12-24 1996-01-24 夏普株式会社 图像显示装置
US20060208985A1 (en) * 2004-12-07 2006-09-21 Lg.Philips Lcd Co., Ltd. Liquid crystal display device and operating method thereof
US20070057887A1 (en) * 2005-08-18 2007-03-15 Naoyuki Itakura Display device and drive method of same
CN101154004A (zh) * 2006-09-28 2008-04-02 爱普生映像元器件有限公司 液晶装置的驱动电路、驱动方法、液晶装置及电子设备
US20090128527A1 (en) * 2007-08-30 2009-05-21 Sony Corporation Display apparatus, driving method of the same and electronic equipment using the same

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of EP2874002A4 *

Also Published As

Publication number Publication date
EP2874002A1 (fr) 2015-05-20
US9568786B2 (en) 2017-02-14
CN103293798B (zh) 2017-08-25
US20140104525A1 (en) 2014-04-17
EP2874002A4 (fr) 2015-06-03
CN103293798A (zh) 2013-09-11

Similar Documents

Publication Publication Date Title
WO2014008739A1 (fr) Substrat matriciel, affichage à cristaux liquides et son procédé de pilotage
KR100945581B1 (ko) 액정 표시 장치 및 그 구동 방법
TWI578296B (zh) 顯示裝置
US9870749B2 (en) Display device
KR101032948B1 (ko) 액정 표시 장치 및 그 구동 방법
KR101604140B1 (ko) 액정표시장치
RU2635068C1 (ru) Схема возбуждения и способ возбуждения жидкокристаллической панели и жидкокристаллического дисплея
US20080150859A1 (en) Liquid crystal display device and method of driving the same
US20100156771A1 (en) Liquid Crystal Display
US9564454B2 (en) TFT array substrate, display panel and display device
US20140118327A1 (en) Liquid crystal display panel
WO2015096235A1 (fr) Substrat de matrice, panneau d'affichage à cristaux liquides et procédé d'attaque
JP2004505303A (ja) アクティブマトリクス表示装置
WO2018233040A1 (fr) Procédé d'attaque de panneau d'affichage et panneau d'affichage
KR20060009601A (ko) 표시 장치
US20210065645A1 (en) Row drive circuit of array substrate and display device
TWI302686B (en) Driving circuit of liquid crystal display
JPH07270754A (ja) 液晶表示装置
WO2014048007A1 (fr) Circuit pilote, dispositif d'affichage à cristaux liquides et procédé de pilotage
WO2020113631A1 (fr) Panneau d'affichage, procédé d'attaque et appareil d'affichage
WO2012132630A1 (fr) Dispositif d'affichage à cristaux liquides
US11328682B2 (en) Display device capable of high-speed charging/discharging and switching scanning order of gate bus lines
US10290274B2 (en) Array substrate
JP2004126199A (ja) 液晶ディスプレイのディスプレイ回路構造
KR20040107672A (ko) 액정 표시 장치 및 그 구동 방법

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 2012880905

Country of ref document: EP

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 12880905

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE