WO2013171819A1 - Circuit amplificateur de type depp - Google Patents

Circuit amplificateur de type depp Download PDF

Info

Publication number
WO2013171819A1
WO2013171819A1 PCT/JP2012/062274 JP2012062274W WO2013171819A1 WO 2013171819 A1 WO2013171819 A1 WO 2013171819A1 JP 2012062274 W JP2012062274 W JP 2012062274W WO 2013171819 A1 WO2013171819 A1 WO 2013171819A1
Authority
WO
WIPO (PCT)
Prior art keywords
coil
depp
circuit
current path
current
Prior art date
Application number
PCT/JP2012/062274
Other languages
English (en)
Japanese (ja)
Inventor
直如 樋口
Original Assignee
Toa株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toa株式会社 filed Critical Toa株式会社
Priority to PCT/JP2012/062274 priority Critical patent/WO2013171819A1/fr
Publication of WO2013171819A1 publication Critical patent/WO2013171819A1/fr

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/181—Low-frequency amplifiers, e.g. audio preamplifiers
    • H03F3/183—Low-frequency amplifiers, e.g. audio preamplifiers with semiconductor devices only
    • H03F3/185—Low-frequency amplifiers, e.g. audio preamplifiers with semiconductor devices only with field-effect devices
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/20—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers
    • H03F3/21—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers with semiconductor devices only
    • H03F3/217—Class D power amplifiers; Switching amplifiers
    • H03F3/2171—Class D power amplifiers; Switching amplifiers with field-effect devices
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F2200/00—Indexing scheme relating to amplifiers
    • H03F2200/537—A transformer being used as coupling element between two amplifying stages
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F2200/00—Indexing scheme relating to amplifiers
    • H03F2200/541—Transformer coupled at the output of an amplifier

Definitions

  • the present invention relates to a DEPP (Double-Ended Push-Pull) type amplifier circuit, and more particularly to a DEPP type amplifier circuit that can be used for amplification of an audio signal.
  • DEPP Double-Ended Push-Pull
  • Audio signal amplifiers used in broadcasting facilities need to be able to operate in the event of an emergency such as a power outage, so switching between AC drive using a commercial power supply and DC drive using a storage battery is possible. it can.
  • AC driving using a 100V or 240V commercial power source a direct current converted using a power transformer and a rectifier circuit is supplied to the amplifier circuit, while when DC driving using a 12V or 24V storage battery, A direct current is supplied to the amplifier circuit.
  • a digital amplifier that alternately switches two switching elements is used in place of the class B analog amplifier, the power efficiency can be improved.
  • a general digital amplifier is a SEPP (single-end push-pull) system, and there is a problem that power pumping occurs.
  • a low-pass filter is provided to remove a high-frequency signal from the output signal of the switching element (see, for example, Patent Document 1). Since this low-pass filter includes a coil, in the SEPP type digital amplifier, when the switching element is switched from the on state to the off state, the current flowing through the coil is regenerated to the power source, and the accumulated charge of the capacitor is biased. Therefore, there is a problem that the switching element and the capacitor may be damaged.
  • BTL bridge tide load
  • the applicant of the present application considered to apply the DEPP method used in the class B analog amplifier to the digital amplifier.
  • the digital amplifier simply converted into DEPP has a problem that the switching element is damaged. That is, as described above, the digital amplifier must be provided with a low pass filter for removing high frequency signals.
  • the DEPP circuit of the class B analog amplifier has an output transformer. Therefore, when the low-pass filter is provided on the primary side of the output transformer, unlike the case of a simple SEPP type digital amplifier or BTL connection, the coil when the switching element is switched from the on state to the off state. The current flowing through the power supply cannot be regenerated to the power supply. For this reason, in such a digital amplifier having a DEP, there is a possibility that the voltage jumps and the switching element is destroyed.
  • the present invention has been made in view of the above circumstances, and an object of the present invention is to provide a DEPP-type amplifier circuit capable of suppressing breakage of a switching element while reducing the number of components.
  • a DEPP type amplifier circuit includes two switching elements, two output transformers, a first current path passing through one of the output transformers formed when one of the switching elements is turned on, And a second current path that passes through the other output transformer, which is formed when the other switching element is turned on, and includes a first coil on the first current path, A second coil is provided on the current path, and the first coil and the second coil are configured to be magnetically coupled.
  • the first coil on the first current path and the second coil on the second current path are magnetically coupled. That is, if the current flowing through the first coil changes with time, an induced electromotive force is generated in the second coil in a direction that prevents the change, and if the current flowing through the second coil changes with time, An induced electromotive force is generated in the first coil in a direction that prevents the change. For this reason, when one of the switching elements is switched from the on state to the off state, an induced electromotive force is generated in the second coil to maintain the current flowing through the first coil, and the regenerative current flows in the second current path. It will be. Further, when the other switching element is switched from the on state to the off state, an induced electromotive force is generated in the first coil to maintain the current flowing through the second coil, and a regenerative current flows in the first current path. become.
  • the voltage applied to the switching element is clamped to a certain level. For this reason, when the switching element is switched from the on state to the off state, the current applied to the first coil or the second coil can be prevented from jumping up the voltage applied to the switching element, and the switching element is damaged. Can be suppressed.
  • the DEPP type amplifier circuit according to the second aspect of the present invention has a rectifying action in which the one switching element is reverse-biased when turned on, and the other switching element is reverse-biased when turned on. Configured to have a rectifying action.
  • a flyback transformer can be formed without separately providing a rectifying element for flowing a current in a direction opposite to that when the switching element is turned on in the first current path and the second current path.
  • the DEPP type amplifier circuit is configured to include a capacitor for connecting the first current path and the second current path in addition to the above configuration. According to such a configuration, a low-pass filter for the first current path is formed by the capacitor and the first coil, and a low-pass filter for the second current path is formed by the capacitor and the second coil. Is formed. Therefore, the first coil and the second coil constituting the flyback transformer can be used as a low-pass filter.
  • a DEPP type amplifier circuit includes a snubber circuit for absorbing spike voltage generated at the time of switching of the switching element in addition to the above configuration.
  • the snubber circuit absorbs the spike voltage generated when the switching element is switched from the on state to the off state, so that the voltage applied to the switching element can be sufficiently suppressed from jumping up. .
  • the first coil or the first coil when the switching element is switched from the on state to the off state It is possible to suppress the switching element from being damaged by the current flowing through the second coil.
  • Such a snubber circuit can be provided, for example, as a circuit common to the first current path and the second current path, or a snubber circuit for the first current path and a snubber circuit for the second current path. Can also be provided.
  • the switching element when the switching element is switched from the on state to the off state, the switching element can be prevented from being damaged by the current flowing through the first coil or the second coil. Therefore, it is possible to provide a DEPP-type amplifier circuit capable of improving the power efficiency and reducing the number of components while suppressing breakage of the switching element.
  • FIG. 1 is a block diagram showing a configuration example of an audio signal amplifying apparatus 1 including a digital amplifier 10 according to an embodiment of the present invention.
  • FIG. 2 is a block diagram illustrating a configuration example of a digital amplifier 10 in FIG. 1.
  • FIG. 3 is a diagram illustrating a configuration example of a DEPP circuit 100 in FIG. 2. 3 is an explanatory diagram schematically showing current paths L1 and L2 formed in the DEPP circuit 100.
  • FIG. FIG. 4 is a diagram showing an example of operating characteristics of the flyback transformer 2. It is explanatory drawing which showed typically an example of operation
  • FIG. 5 is a diagram illustrating another configuration example of the digital amplifier 10, and shows a DEPP circuit 100 including a snubber circuit 150.
  • FIG. 5 is a diagram showing another configuration example of the digital amplifier 10, and shows a DEPP circuit 100 including a snubber circuit 160.
  • 3 is a block diagram illustrating another configuration example of the digital amplifier 10.
  • FIG. 1 is a block diagram showing a configuration example of an audio signal amplifying apparatus 1 including a digital amplifier 10 according to an embodiment of the present invention.
  • the audio signal amplifying device 1 is an audio signal amplifying device used in broadcasting facilities and the like, and includes a DEPP digital amplifier 10, a rectifier circuit 11, and a DC-DC converter 12.
  • the digital amplifier 10 is a class D amplifier circuit that amplifies an audio input signal and generates an audio output signal by alternately switching two voltage-controlled switching elements. For example, an audio input signal is input from a microphone, and an audio output signal is supplied to a speaker.
  • This digital amplifier 10 is a push-pull output type amplifier in which two switching elements are connected symmetrically and each amplifies a signal of one polarity, and an audio output signal is output via two output terminals. .
  • the rectifier circuit 11 and the DC-DC converter 12 are AC drive power circuits using commercial power, and supply a direct current to the digital amplifier 10.
  • a direct current supplied from a commercial power supply of 100 V or 240 V is converted into a direct current by the rectifier circuit 11 and converted into a desired voltage by the DC-DC converter 12.
  • the direct current of the storage battery is supplied to the digital amplifier 10 as it is.
  • the audio signal amplifying apparatus 1 uses a DEPP digital amplifier 10 that can obtain a high output voltage even when the input voltage is low, so that one DC-DC converter 12 can perform either AC driving or DC driving. Operable.
  • FIG. 2 is a block diagram showing a configuration example of the digital amplifier 10 of FIG.
  • the digital amplifier 10 includes a modulation circuit 101, driver circuits 102 and 103, and a DEPP circuit 100.
  • the modulation circuit 101 is a signal processing circuit that generates a pulse modulation signal based on an audio input signal.
  • the modulation circuit 101 includes, for example, an operational amplifier that amplifies an audio input signal, an oscillator that generates a triangular wave, and a comparator that compares the amplified signal with a triangular wave and generates a PWM (Pulse Width Modulation) signal.
  • the driver circuits 102 and 103 are drive circuits that generate a drive signal for switching an SW (switching) element based on the PWM signal.
  • the DEPP circuit 100 is a switching circuit including SW elements 110 and 120, an LPF (low-pass filter) 130, and an OT (output transformer) 140.
  • SW elements 110 and 120 By switching the SW elements 110 and 120 alternately, a DC-DC converter is provided. 12 or a DC power supply Vcc supplied from a storage battery is used to generate an amplified audio output signal.
  • SW elements 110 and 120 are both voltage-controlled semiconductor elements, and switch between an on state and an off state by a drive signal input from the driver circuits 102 and 103 to the control terminal.
  • the SW element 110 operates in accordance with the first drive signal input from the driver circuit 102, and generates a first amplified signal composed of a rectangular wave.
  • the SW element 120 operates in accordance with the second drive signal input from the driver circuit 103, and generates a second amplified signal composed of a rectangular wave.
  • the second drive signal is a drive signal having a phase opposite to that of the first drive signal.
  • the SW elements 110 and 120 are alternately turned on and off, the first amplified signal and the second amplified signal each having only one polarity are obtained. Generated. That is, the SW elements 110 and 120 are alternately turned on by the first drive signal and the second drive signal so that both are not simultaneously turned on.
  • the SW elements 110 and 120 are controlled so as to form a dead time in which both SW elements are turned off between the on state of one SW element and the on state of the other SW element. .
  • the first amplified signal and the second amplified signal are input to the LPF 130, and high frequency components are removed.
  • the OT 140 generates an audio output signal by boosting the amplified signal after high frequency removal to a desired output voltage.
  • the first amplified signal output from the output terminal of the SW element 110 and the second amplified signal output from the output terminal of the SW element 120 are fed back to the modulation circuit 101 as an FB (feedback) signal. Based on these FB signals, feedback control for stabilizing the output is performed.
  • FIG. 3 is a diagram showing a configuration example of the DEPP circuit 100 of FIG.
  • FIG. 4 is an explanatory diagram schematically showing current paths L1 and L2 formed in the DEPP circuit 100. 4 and FIGS. 6 and 7 to be described later, the SW elements 110 and 120 are represented by an equivalent circuit in which body diodes 111 and 121 and switches 112 and 122 are connected in parallel.
  • the DEPP circuit 100 includes SW elements 110 and 120, an LPF 130 including coils 131 and 132 and a capacitor 133, and output transformers 141 and 142 including a common secondary coil 143.
  • the SW elements 110 and 120 are both MOSFETs (Metal-Oxide-Semiconductor Field-Effect Transistors) and are switched by a drive signal input to a G (gate) terminal.
  • MOSFETs Metal-Oxide-Semiconductor Field-Effect Transistors
  • the S (source) terminal is connected to the ground terminal
  • the D (drain) terminal is an output terminal.
  • an N-channel normally-off type MOSFET is used for the SW elements 110 and 120, a pull-down resistor R 1 is connected to the G terminal of the SW element 110, and the G terminal of the SW element 120 is connected to the G element. pull-down resistor R 2 is connected.
  • the body diode 111 is a built-in diode whose forward direction is opposite to the direction of the current flowing through the switch 112 when the SW element 110 is on. That is, the SW element 110 has a rectifying action that is reverse-biased when the SW element 110 is turned on.
  • the body diode 121 is a built-in diode whose forward direction is opposite to the direction of the current flowing through the switch 122 when the SW element 120 is on. That is, the SW element 120 has a rectifying action that is reverse-biased when it is turned on.
  • LPF 130 is a filter circuit for removing high frequency components from the output signal of SW element 110 and removing high frequency components from the output signal of SW element 120.
  • the coil 131 has one terminal 131 a connected to the output transformer 141 and the other terminal 131 b connected to the D terminal of the SW element 110.
  • the coil 132 has one terminal 132 a connected to the output transformer 142 and the other terminal 132 b connected to the D terminal of the SW element 120.
  • the ratio of the number of turns of the coils 131 and 132 is 1: 1.
  • the capacitor 133 connects the terminal 131a of the coil 131 and the terminal 132a of the coil 132.
  • the positive terminal of the DC power supply Vcc is connected to one terminal 141a of the primary coil, and the other terminal 141b is connected to the terminal 131a of the coil 131.
  • the positive terminal of the DC power source Vcc is connected to one terminal 142a of the primary coil, and the other terminal 142b is connected to the terminal 132a of the coil 132.
  • the ratio of the number of turns of the primary coil of the output transformer 141, the primary coil of the output transformer 142, and the secondary coil 143 is 1: 1: n (n> 1).
  • the secondary coil 143 has both terminals as output terminals, to which a speaker R is connected.
  • a current path L1 is formed in which a current supplied from the positive electrode of the DC power supply Vcc flows to the negative electrode of the DC power supply Vcc via the output transformer 141, the coil 131, and the switch 112.
  • a current path L2 is formed in which the current supplied from the positive electrode of the DC power supply Vcc flows to the negative electrode of the DC power supply Vcc via the output transformer 142, the coil 132, and the switch 122.
  • the primary coil of the output transformer 141 and the primary coil of the output transformer 142 have opposite polarities between the current path L1 and the current path L2. So connected.
  • the capacitor 133 connects the current path L1 and the current path L2.
  • the coil 131 and the coil 132 are magnetically coupled so as to have opposite polarities between the current paths L1 and L2, and a so-called flyback transformer 2 is formed.
  • the flyback transformer 2 uses the current flowing through the flyback transformer 2 via the other SW element when one of the SW elements 110 and 120 switches from the on state to the off state.
  • the voltage applied to the one SW element is clamped to a certain level.
  • FIG. 5 is a diagram illustrating an example of operating characteristics of the flyback transformer 2.
  • A in the figure shows a flyback transformer 2 in which a SW element is connected to the primary coil and a diode is connected to the secondary coil.
  • B in the figure shows temporal changes of the primary side current I 1 , the applied voltage V Q and the secondary side current I 2 as the operating characteristics of the flyback transformer 2.
  • the primary coil is the coil 131 and the secondary coil is the coil 132.
  • the primary coil and the secondary coil are magnetically coupled via a magnetic flux ⁇ penetrating the core.
  • the primary current I 1 is a current flowing through the primary coil
  • the secondary current I 2 is a current flowing through the secondary coil.
  • the primary current I 1 gradually increases after the SW element shifts to the on state at time t 1 .
  • the secondary current I 2 does not flow.
  • the secondary current I 2 gradually decreases after the SW element shifts to the off state at time t 2 .
  • the applied voltage V Q is a generally constant value. Time t 3 or later, the operation from time t 1 to time t 3 is repeated.
  • FIG. 6 is an explanatory diagram schematically showing an example of the operation of the DEPP circuit 100 of FIG. 3, and shows a case where the SW element 110 is switched.
  • the current I 1 flowing in the current path L1 during on the SW element 110 is shown in (b), the current I 2 flowing in the current path L2 during off SW element 110 It is shown.
  • the terminal 132b on the SW element 120 side of the coil 132 is generally clamped to the ground potential, so the terminal 131b on the SW element 110 side of the coil 131 is clamped to about twice the power supply voltage.
  • FIG. 7 is an explanatory view schematically showing an example of the operation of the DEPP circuit 100 of FIG. 3, and shows a case where the SW element 120 is switched.
  • the terminal 131b on the SW element 110 side of the coil 131 is generally clamped to the ground potential, so the terminal 132b on the SW element 120 side of the coil 132 is clamped to about twice the power supply voltage.
  • the voltage applied to the SW elements 110 and 120 is clamped to a certain level, and thus the current flowing through the coils 131 and 132 is caused by the current flowing through the coils 131 and 132. , 120 can be prevented from jumping up.
  • the SW elements 110 and 120 it is possible to prevent the SW elements 110 and 120 from being damaged by the current flowing through the coils 131 and 132 of the LPF 130 when the SW elements 110 and 120 are switched from the on state to the off state. . Therefore, it is possible to provide a DEPP digital amplifier that can improve the power efficiency, reduce the number of components, and suppress the breakage of the SW element.
  • the flyback transformer 2 can be formed without separately providing a rectifying element for flowing a current in the direction opposite to that when the SW elements 110 and 120 are turned on in the current paths L1 and L2. Furthermore, the coils 131 and 132 constituting the flyback transformer 2 can be used as the LPF 130.
  • the SW elements 110 and 120 when the SW elements 110 and 120 are switched to the OFF state, a regenerative current flows in the current path, and the voltage applied to the SW elements 110 and 120 is clamped to a certain level.
  • the example in the case of using the SW element 110 and 120 to suppress the breakage has been described.
  • the degree of coupling of the flyback transformer 2 is lower than the ideal value, and leakage inductance is generated. Therefore, the voltage applied to the SW elements 110 and 120 by the current flowing through the coils 131 and 132 of the LPF 130 There is a case where it is not possible to sufficiently suppress the jumping up. Therefore, a snubber circuit is provided for absorbing spike voltage generated when the SW elements 110 and 120 are switched.
  • FIG. 8 is a diagram showing another configuration example of the digital amplifier 10, and shows a DEPP circuit 100 including a snubber circuit 150.
  • a DEPP circuit 100 including a snubber circuit 150.
  • two snubber circuits 150 including a capacitor 151, a resistance element 152, and a diode 153 are provided.
  • the snubber circuit 150 is a protection circuit for preventing a high voltage from being applied to the SW element when the SW element is cut off, and is connected to the coils 131 and 132 in parallel.
  • One snubber circuit 150 is a snubber circuit for the current path L1, the capacitor 151 and the resistance element 152 are connected in parallel to each other, and one terminal is connected to the terminal 131a on the output transformer side of the coil 131, The other terminal is connected to the SW element side terminal 131 b of the coil 131 via the diode 153.
  • the other snubber circuit 150 is a snubber circuit for the current path L 2, and one terminal is connected to the terminal 132 a on the output transformer side of the coil 132, and the other terminal is connected to the coil 132 via the diode 153. It is connected to the terminal 132b on the SW element side.
  • FIG. 9 is a diagram showing another configuration example of the digital amplifier 10, and shows the DEPP circuit 100 including the snubber circuit 160.
  • a snubber circuit 160 including a resistance element 161 and a capacitor 162 is provided between the SW elements 110 and 120.
  • the snubber circuit 160 is a snubber circuit common to the current paths L1 and L2, and is connected between the D terminal of the SW element 110 and the D terminal of the SW element 120. Even with such a configuration, when the SW elements 110 and 120 are switched to the OFF state, the current flowing through the coils 131 and 132 is absorbed by the snubber circuit 160, so that the voltage applied to the SW elements 110 and 120 jumps up. Can be sufficiently suppressed.
  • the present invention limits the configuration of the SW elements 110 and 120 to this. is not.
  • the present invention includes a combination of a voltage control type SW element such as a field effect transistor and a rectifying element such as a PN junction type diode.
  • SW elements 110 and 120 are P-channel MOSFETs, or The present invention can also be applied to a normally-on type MOSFET.
  • the present invention does not limit the configuration of the LPF 130 to this.
  • a separate LPF may be provided for each of the current paths L1 and L2.
  • a comparator that compares the ON time of the SW element 110 and the ON time of the SW element 120 based on the FB signal is provided, and the feedback control is performed based on the error component of the ON time.
  • FIG. 10 is a block diagram showing another configuration example of the digital amplifier 10 and shows a case where the output signal of the LPF 130 is fed back to the modulation circuit 101 as an FB signal. Even with such a configuration, the output of the digital amplifier 10 can be stabilized and the acoustic characteristics can be improved.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Multimedia (AREA)
  • Amplifiers (AREA)

Abstract

L'objectif est de fournir un circuit amplificateur de type DEPP qui puisse améliorer le rendement énergétique, réduire le nombre de pièces et éviter un endommagement d'éléments commutateurs. À cet effet, le circuit amplificateur de type DEPP comprend deux éléments SW (110, 120), deux transformateurs de sortie (141, 142), un trajet de courant (L1) passant par un transformateur de sortie (141) et formé lorsqu'un élément SW (110) est allumé et un trajet de courant (L2) passant par l'autre transformateur de sortie (142) et formé lorsque l'autre élément SW (120) est allumé. Une bobine (131) est placée sur le trajet de courant (L1). Une bobine (132) est formée sur le trajet de courant (L2). Les bobines (131 et 132) sont couplées magnétiquement l'une avec l'autre.
PCT/JP2012/062274 2012-05-14 2012-05-14 Circuit amplificateur de type depp WO2013171819A1 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
PCT/JP2012/062274 WO2013171819A1 (fr) 2012-05-14 2012-05-14 Circuit amplificateur de type depp

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/JP2012/062274 WO2013171819A1 (fr) 2012-05-14 2012-05-14 Circuit amplificateur de type depp

Publications (1)

Publication Number Publication Date
WO2013171819A1 true WO2013171819A1 (fr) 2013-11-21

Family

ID=49583266

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2012/062274 WO2013171819A1 (fr) 2012-05-14 2012-05-14 Circuit amplificateur de type depp

Country Status (1)

Country Link
WO (1) WO2013171819A1 (fr)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2017526226A (ja) * 2014-06-25 2017-09-07 クゥアルコム・インコーポレイテッドＱｕａｌｃｏｍｍ Ｉｎｃｏｒｐｏｒａｔｅｄ スイッチドキャパシタ送信機回路及び方法

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07170133A (ja) * 1993-12-14 1995-07-04 Matsushita Electric Works Ltd Ｅ級プッシュプル電力増幅回路
JPH08321728A (ja) * 1995-05-25 1996-12-03 Hitachi Ltd 駆動回路
JP2004503123A (ja) * 2000-06-30 2004-01-29 コーニンクレッカ　フィリップス　エレクトロニクス　エヌ　ヴィ 出力トランスを有する増幅器

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07170133A (ja) * 1993-12-14 1995-07-04 Matsushita Electric Works Ltd Ｅ級プッシュプル電力増幅回路
JPH08321728A (ja) * 1995-05-25 1996-12-03 Hitachi Ltd 駆動回路
JP2004503123A (ja) * 2000-06-30 2004-01-29 コーニンクレッカ　フィリップス　エレクトロニクス　エヌ　ヴィ 出力トランスを有する増幅器

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2017526226A (ja) * 2014-06-25 2017-09-07 クゥアルコム・インコーポレイテッドＱｕａｌｃｏｍｍ Ｉｎｃｏｒｐｏｒａｔｅｄ スイッチドキャパシタ送信機回路及び方法

Similar Documents

Publication Publication Date Title
US10038435B2 (en) High-frequency-isolation gate driver circuit and gate circuit driving method
US9461547B2 (en) Converter circuitry
JP4735826B2 (ja) 電力変換装置
JP5018960B2 (ja) 絶縁型スイッチング電源装置
TW201505345A (zh) 具穩壓切換頻率之降壓轉換器
WO2018135119A1 (fr) Alimentation à découpage
US9595952B2 (en) Switching circuit and the method thereof
KR20190016479A (ko) Dc/dc 컨버터
JP5892172B2 (ja) インバータ装置
US20030164721A1 (en) Gate drive circuitry
JP6707003B2 (ja) スイッチ駆動回路及びこれを用いたスイッチング電源装置
EP1913688B1 (fr) Procede et appareil destines a la mise en oeuvre d'une commutation douce dans un amplificateur de classe d
WO2013171819A1 (fr) Circuit amplificateur de type depp
JP5522824B2 (ja) スイッチング素子の損失低減回路
JP2013062916A (ja) 電力変換装置
WO2014013574A1 (fr) Convertisseur de puissance
US9154042B2 (en) Power supply apparatus
JP5587691B2 (ja) インバータ駆動方式
JP2002247836A (ja) 電力変換器のノイズ低減装置
KR101024306B1 (ko) 직류/직류 변환 장치
WO2012116488A1 (fr) Calage de la tension et du courant dans un convertisseur de courant continu en demi-pont asymétrique
JP4176090B2 (ja) 電圧変換回路、及び、電源装置
Gras et al. Highly Integrated Intelligent Power Transistor Driver, Isolated Data Transceiver, and Versatile PWM Controller Circuits for High Temperature and High Reliability Power Applications
JP2008187788A (ja) スイッチング電源装置
JP2009253642A (ja) Ｄクラスアンプ、ｄクラスアンプのスイッチング駆動方法

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 12876623

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 12876623

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: JP