WO2011090016A1 - Diode électroluminescente, lampe à diode électroluminescente et dispositif d'éclairage - Google Patents

Diode électroluminescente, lampe à diode électroluminescente et dispositif d'éclairage Download PDF

Info

Publication number
WO2011090016A1
WO2011090016A1 PCT/JP2011/050719 JP2011050719W WO2011090016A1 WO 2011090016 A1 WO2011090016 A1 WO 2011090016A1 JP 2011050719 W JP2011050719 W JP 2011050719W WO 2011090016 A1 WO2011090016 A1 WO 2011090016A1
Authority
WO
WIPO (PCT)
Prior art keywords
layer
emitting diode
light emitting
light
diode according
Prior art date
Application number
PCT/JP2011/050719
Other languages
English (en)
Japanese (ja)
Inventor
範行 粟飯原
則善 瀬尾
典孝 村木
Original Assignee
昭和電工株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 昭和電工株式会社 filed Critical 昭和電工株式会社
Priority to CN201180007108.8A priority Critical patent/CN102725871B/zh
Publication of WO2011090016A1 publication Critical patent/WO2011090016A1/fr

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/02—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
    • H01L33/04—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a quantum effect structure or superlattice, e.g. tunnel junction
    • H01L33/06—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a quantum effect structure or superlattice, e.g. tunnel junction within the light emitting region, e.g. quantum confinement structure or tunnel barrier
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/02—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
    • H01L33/26—Materials of the light emitting region
    • H01L33/30—Materials of the light emitting region containing only elements of Group III and Group V of the Periodic Table
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144—Gold (Au) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/49105—Connecting at different heights
    • H01L2224/49107—Connecting at different heights on the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/1015—Shape
    • H01L2924/10155—Shape being other than a cuboid
    • H01L2924/10158—Shape being other than a cuboid at the passive surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/02—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
    • H01L33/10—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a light reflecting structure, e.g. semiconductor Bragg reflector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/02—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
    • H01L33/20—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a particular shape, e.g. curved or truncated substrate

Definitions

  • the present invention relates to a light emitting diode having an emission peak wavelength of 850 nm or more, particularly 900 nm or more, and a light emitting diode lamp and an illumination device using the light emitting diode.
  • Infrared light emitting diodes are widely used for infrared communication, infrared remote control devices, light sources for various sensors, night illumination, and the like.
  • a light emitting diode in which a compound semiconductor layer including an AlGaAs active layer is grown on a GaAs substrate by liquid phase epitaxy (for example, Patent Documents 1 to 3), and a GaAs substrate used as a growth substrate.
  • Patent Documents 1 to 3 liquid phase epitaxy
  • infrared communication used for transmission / reception between devices
  • infrared light for example, infrared light of 850 to 900 nm
  • infrared remote control operation communication the wavelength band in which the sensitivity of the light receiving unit is high, for example, 880 to 900 nm.
  • An infrared ray of 940 nm is used.
  • an infrared light emitting diode that can be used for both infrared communication and infrared remote control operation communication for mobile phones and other terminal devices that have both infrared communication and infrared remote control operation communication, it has an effective peak emission wavelength of 880 to 890 nm.
  • Patent Document 4 One using an AlGaAs active layer containing Ge as an impurity is known (Patent Document 4).
  • Patent Documents 5 to 7 one using an InGaAs active layer is known (Patent Documents 5 to 7).
  • JP-A-6-21507 JP 2001-274454 A Japanese Unexamined Patent Publication No. 7-38148 JP 2006-190792 A JP 2002-26377 A JP 2002-111048 A JP 2002-344013 A
  • the present invention has been made in view of the above circumstances, and an infrared light-emitting diode that emits infrared light having an emission peak wavelength of 850 nm or more, particularly 900 nm or more with high output and high efficiency, and light emission using the same.
  • An object of the present invention is to provide a diode lamp and a lighting device.
  • the present inventor has a multi-quantum well structure having a well layer made of InGaAs and a barrier layer made of AlGaInP as an active layer, and through a guide layer made of AlGaInP.
  • the active layer is sandwiched between the quaternary mixed crystal AlGaInP and the compound semiconductor layer including the active layer, the guide layer, and the cladding layer is epitaxially grown on the growth substrate, and then the compound semiconductor layer is pasted on the transparent substrate again.
  • An infrared light emitting diode that emits infrared light having an emission peak wavelength of 850 nm or more, particularly 900 nm or more with high output and high efficiency was completed by adopting a configuration in which the growth substrate was removed (bonded).
  • the present inventor adopts a well layer made of InGaAs so as to have an emission peak wavelength of 850 nm or more, particularly 900 nm or more, which is used for infrared communication or the like. Layered.
  • the barrier layer sandwiching the ternary mixed crystal well layer, and the guide layer and the cladding layer sandwiching the multiple quantum well structure including the well layer and the barrier layer also have a large band gap and are transparent to the emission wavelength.
  • the multiple quantum well structure in which the InGaAs layer is a well layer has a strained quantum well structure having a larger lattice constant than GaAs used as a growth substrate.
  • a strained quantum well structure the influence of the composition and thickness of InGaAs on the output and monochromaticity is large, and selection of an appropriate composition, thickness, and number of pairs is important.
  • the lattice irregularity due to the increase in the number of InGaAs pairs is alleviated throughout the quantum well structure, thereby improving the light emission output characteristics in the high current region. I found out.
  • the compound semiconductor layer including the active layer is attached (bonded) to the transparent substrate, and the compound semiconductor layer is grown.
  • the GaAs substrate was used as it was. However, the GaAs substrate is highly doped to increase conductivity, and absorption of light by carriers is inevitable.
  • the present invention provides the following configurations.
  • Well layer composed of composition formula (In X1 Ga 1-X1 ) As (0 ⁇ X1 ⁇ 1) and composition formula (Al X2 Ga 1-X2 ) Y1 In 1-Y1 P (0 ⁇ X2 ⁇ 1,0)
  • An active layer having a quantum well structure in which barrier layers made of ⁇ Y1 ⁇ 1) are alternately stacked, and a composition formula (Al X3 Ga 1-X3 ) Y2 In 1-Y2 P (0 ⁇ X3 ⁇ ) sandwiching the active layer 1 and 0 ⁇ Y2 ⁇ 1), and a first cladding layer and a second guide sandwiching the active layer through the first guide and the second guide, respectively.
  • a light emitting portion having a cladding layer; a current diffusion layer formed on the light emitting portion; and a functional substrate bonded to the current diffusion layer, wherein the first and second cladding layers have a composition formula (Al X4 Ga 1-X4 ) Y3 In 1-Y3 P (0 ⁇ X4 ⁇ 1,0 ⁇ Y 3.
  • a light emitting diode comprising 3 ⁇ 1).
  • compositions X2 and Y1 of the barrier layer are 0 ⁇ X2 ⁇ 0.2 and 0.5 ⁇ Y1 ⁇ 0.7, respectively, and the compositions X3 and Y2 of the first and second guides are respectively 0.2 ⁇ X3 ⁇ 0.5, 0.4 ⁇ Y2 ⁇ 0.6, and the compositions X4 and Y3 of the first and second cladding layers are 0.3 ⁇ X4 ⁇ 0.7, 0, respectively. 4 ⁇ Y3 ⁇ 0.6, The light-emitting diode according to any one of the above items (1) to (3). (5) The light-emitting diode according to any one of (1) to (4), wherein the functional substrate is transparent to an emission wavelength.
  • the side surface of the functional substrate has a vertical surface that is substantially perpendicular to the main light extraction surface on the side close to the light emitting unit, and the main light extraction surface on the side far from the light emitting unit.
  • the light-emitting diode according to any one of (1) to (6), wherein the light-emitting diode has an inclined surface inclined inward.
  • a light emitting part having a cladding layer, a current diffusion layer formed on the light emitting part, a reflective layer disposed opposite to the light emitting part and having a reflectance of 90% or more with respect to the emission wavelength,
  • a functional substrate bonded to the current spreading layer, and the first and second Rudd layer composition formula (Al X4 Ga 1-X4) Y3 In 1-Y3 P (0 ⁇ X4 ⁇ 1,0 ⁇ Y3 ⁇ 1) light emitting diode, comprising the.
  • “bonding” further includes the case of bonding through a layer between the current diffusion layer and the functional substrate.
  • compositions X2 and Y1 of the barrier layer are 0 ⁇ X2 ⁇ 0.2 and 0.5 ⁇ Y1 ⁇ 0.7, respectively, and the compositions X3 and Y2 of the first and second guides are respectively 0.2 ⁇ X3 ⁇ 0.5, 0.4 ⁇ Y2 ⁇ 0.6, and the compositions X4 and Y3 of the first and second cladding layers are 0.3 ⁇ X4 ⁇ 0.7, 0, respectively. 4 ⁇ Y3 ⁇ 0.6, The light-emitting diode according to any one of (9) to (11) above. (13) The light-emitting diode according to any one of (9) to (12), wherein the functional substrate includes a layer made of silicon or germanium.
  • the metal substrate includes a plurality of metal layers.
  • the current diffusion layer is made of GaP or GaInP.
  • the current diffusion layer has a thickness in a range of 0.5 to 20 ⁇ m.
  • the first electrode and the second electrode are provided on the main light extraction surface side of the light-emitting diode. .
  • the term “functional substrate” means that after growing a compound semiconductor layer on a growth substrate, the growth substrate is removed and bonded to the compound semiconductor layer via a current diffusion layer to support the compound semiconductor layer.
  • the substrate including the predetermined layer is referred to as a “functional substrate”.
  • the active layer is a well layer having the composition formula (In X1 Ga 1-X1 ) As (0 ⁇ X1 ⁇ 1) and the composition formula (Al X2 Ga 1-X2 ) Y1 In 1-Y1 P (0 ⁇ X2 ⁇ 1,0) Since it has a multi-well structure in which barrier layers made of ⁇ Y1 ⁇ 1) are alternately laminated, the monochromaticity is excellent.
  • the barrier layer, the guide layer, and the clad layer are composed of the composition formula (Al X Ga 1-X ) Y In 1-YP (0 ⁇ X ⁇ 1, 0 ⁇ Y ⁇ 1), it contains As that easily creates defects. Since it has no crystallinity, it contributes to high output.
  • the barrier layer, the guide layer, and the cladding layer have a composition formula (Al X Ga 1-X ) Y In 1-YP (0 ⁇ X ⁇ 1, 0 ⁇ Y ⁇ 1), the barrier layer, the guide layer, and the cladding layer Compared with an infrared light emitting diode whose layer is composed of a ternary mixed crystal, the Al concentration is low, and the moisture resistance is improved.
  • the active layer is a well layer having the composition formula (In X1 Ga 1-X1 ) As (0 ⁇ X1 ⁇ 1) and the composition formula (Al X2 Ga 1-X2 ) Y1 In 1-Y1 P (0 ⁇ X2 ⁇ 1,0) Since it has a laminated structure with a barrier layer made of ⁇ Y1 ⁇ 1), it is suitable for mass production using the MOCVD method.
  • a barrier layer having a composition formula (Al X2 Ga 1-X2 ) Y1 In 1-Y1 P (0 ⁇ X2 ⁇ 1, 0 ⁇ Y1 ⁇ 1)
  • the composition X2 and Y1 are set to satisfy 0 ⁇ X2 ⁇ 0.2 and 0.5 ⁇ Y1 ⁇ 0.7, respectively, thereby relaxing the strain of the well layer with respect to the GaAs substrate and suppressing the decrease in crystallinity. it can.
  • the functional substrate is made of GaP, SiC, silicon, or germanium, the thermal expansion coefficient is close to that of the light emitting portion, so that stress can be reduced. Moreover, since it is a material which does not corrode easily, moisture resistance improves. When both the functional substrate and the current diffusion layer are made of GaP, the bonding can be facilitated and the bonding strength can be increased.
  • the crystallinity can be improved by lattice matching with the InGaAs well layer.
  • the light-emitting diode lamp of the present invention has an emission peak wavelength of 850 nm or more, particularly 900 nm or more, and is provided with the light-emitting diode having excellent monochromaticity, high output, high efficiency, and excellent moisture resistance. Therefore, it is suitable for light sources for a wide range of applications such as sensor applications.
  • FIG. 2 is a schematic cross-sectional view taken along line A-A ′ shown in FIG. 1 of a light-emitting diode lamp using a light-emitting diode according to an embodiment of the present invention. It is a top view of the light emitting diode which is one Embodiment of this invention.
  • FIG. 4 is a schematic cross-sectional view of the light emitting diode according to the embodiment of the present invention, taken along line B-B ′ shown in FIG. 3. It is a figure for demonstrating the active layer which comprises the light emitting diode which is one Embodiment of this invention.
  • FIG. 14B is a schematic cross-sectional view taken along line C-C ′ shown in FIG. 14A. It is a cross-sectional schematic diagram of the light emitting diode which is other embodiment of this invention.
  • FIG. 1 and 2 are diagrams for explaining a light-emitting diode lamp using a light-emitting diode according to an embodiment to which the present invention is applied.
  • FIG. 1 is a plan view, and FIG. It is sectional drawing along the A 'line.
  • one or more light-emitting diodes 1 are mounted on the surface of a mount substrate 42. More specifically, an n electrode terminal 43 and a p electrode terminal 44 are provided on the surface of the mount substrate 42.
  • the n-type ohmic electrode 4 that is the first electrode of the light-emitting diode 1 and the n-electrode terminal 43 of the mount substrate 42 are connected using a gold wire 45 (wire bonding).
  • the p-type ohmic electrode 5, which is the second electrode of the light emitting diode 1, and the p-electrode terminal 44 of the mount substrate 42 are connected using a gold wire 46.
  • a third electrode 6 is provided on the surface of the light emitting diode 1 opposite to the surface on which the n-type and p-type ohmic electrodes 4 and 5 are provided.
  • the light emitting diode 1 is connected to the n electrode terminal 43 by the electrode 6 and fixed to the mount substrate 42.
  • the n-type ohmic electrode 4 and the third electrode 6 are electrically connected by the n-pole electrode terminal 43 so as to be equipotential or substantially equipotential.
  • the third electrode prevents an overcurrent from flowing in the active layer against an excessive reverse voltage, and a current flows between the third electrode and the p-type electrode, thereby preventing the active layer from being damaged.
  • a reflection structure can be added to the third electrode and the substrate interface side to achieve high output. Further, by adding eutectic metal, solder or the like to the surface side of the third electrode, a simpler assembly technique such as eutectic die bonding can be used.
  • the surface of the mount substrate 42 on which the light emitting diode 1 is mounted is sealed with a general sealing resin 47 such as silicon resin or epoxy resin.
  • FIG. 3 and 4 are diagrams for explaining the light emitting diode according to the first embodiment to which the present invention is applied.
  • FIG. 3 is a plan view
  • FIG. 4 is taken along the line BB ′ shown in FIG.
  • FIG. 5 is a cross-sectional view of a laminated structure of a well layer and a barrier layer.
  • the light emitting diode according to the first embodiment includes a well layer 17 having a composition formula (In X1 Ga 1 -X1 ) As (0 ⁇ X1 ⁇ 1) and a composition formula (Al X2 Ga 1 -X2 ) Y1 In 1 -Y1.
  • An active layer 11 having a quantum well structure in which barrier layers 18 made of P (0 ⁇ X2 ⁇ 1, 0 ⁇ Y1 ⁇ 1) are alternately stacked, and a composition formula (Al X3 Ga 1-X3 ) sandwiching the active layer 11 Via the first guide 10 and the second guide 12 made of Y2 In 1-Y2 P (0 ⁇ X3 ⁇ 1, 0 ⁇ Y2 ⁇ 1), and the first guide 10 and the second guide 12, respectively.
  • a light emitting unit 7 having a first cladding layer 9 and a second cladding layer 13 sandwiching the active layer 11, a current diffusion layer 8 formed on the light emitting unit 7, and a functional substrate bonded to the current diffusion layer 8 3 and a first clad layer 9 and a second clad layer 3 is characterized by comprising the composition formula (Al X4 Ga 1-X4) Y3 In 1-Y3 P (0 ⁇ X4 ⁇ 1,0 ⁇ Y3 ⁇ 1).
  • the light-emitting diode 1 is schematically configured to include an n-type ohmic electrode (first electrode) 4 and a p-type ohmic electrode (second electrode) 5 provided on the main light extraction surface.
  • the main light extraction surface in this embodiment is a surface of the compound semiconductor layer 2 opposite to the surface to which the functional substrate 3 is attached.
  • the compound semiconductor layer (also referred to as an epitaxial growth layer) 2 has a structure in which a pn junction type light emitting portion 7 and a current diffusion layer 8 are sequentially stacked.
  • a known functional layer can be added to the structure of the compound semiconductor layer 2 as appropriate.
  • the compound semiconductor layer 2 is preferably formed by epitaxial growth on a GaAs substrate.
  • the light emitting unit 7 includes at least a p-type lower cladding layer (first cladding layer) 9, a lower guide layer 10, an active layer 11, an upper guide layer 12, n on a current diffusion layer 8.
  • a mold upper clad layer (second clad layer) 13 is sequentially laminated. That is, the light emitting unit 7 includes a lower clad layer 9 disposed to face the lower side and the upper side of the active layer 11 in order to “confine” the carrier (carrier) and light emission that cause radiative recombination in the active layer 11.
  • a so-called double hetero (English abbreviation: DH) structure including the lower guide layer 10, the upper guide layer 12, and the upper cladding layer 13 is preferable in order to obtain high-intensity light emission.
  • the active layer 11 forms a quantum well structure in order to control the emission wavelength of the light emitting diode (LED). That is, the active layer 11 has a multilayer structure (laminated structure) of a well layer 17 and a barrier layer (also referred to as a barrier layer) 18 having a barrier layer (also referred to as a barrier layer) 18 at both ends.
  • a barrier layer also referred to as a barrier layer
  • the layer thickness of the active layer 11 is preferably in the range of 50 to 1000 nm.
  • the conductivity type of the active layer 11 is not particularly limited, and any of undoped, p-type and n-type can be selected. In order to increase the light emission efficiency, it is desirable that the crystallinity be undoped or the carrier concentration be less than 3 ⁇ 10 17 cm ⁇ 3 .
  • FIG. 6 shows the correlation between the layer thickness and the emission peak wavelength with the In composition (X1) of the well layer 17 fixed at 0.1.
  • Table 1 shows the values of the data shown in FIG. It can be seen that when the well layer is as thick as 3 nm, 5 nm, and 7 nm, the wavelength monotonously increases to 820 nm, 870 nm, and 920 nm.
  • FIG. 7 shows the correlation between the emission peak wavelength of the well layer 17 and its In composition (X1) and layer thickness.
  • FIG. 7 shows a combination of the In composition (X1) and the layer thickness of the well layer 17 in which the emission peak wavelength of the well layer 17 is a predetermined wavelength. Specifically, a combination of the In composition (X1) and the layer thickness of the well layer 17 having a configuration in which the emission peak wavelengths are 920 nm and 960 nm, respectively, is shown.
  • FIG. 7 further shows combinations of In composition (X1) and layer thicknesses at other emission peak wavelengths of 820 nm, 870 nm, 985 nm, and 995 nm. Table 2 shows the values of the data shown in FIG.
  • the corresponding layer thickness monotonously increases from 3 nm to 8 nm.
  • a combination with an emission peak wavelength of 920 nm can be easily found.
  • the In composition (X1) is 0.1 and the layer thickness is increased to 3 nm, 5 nm, 7 nm, and 8 nm, the emission peak wavelengths are correspondingly increased to 820 nm, 870 nm, 920 nm, and 960 nm.
  • the emission peak wavelength is correspondingly increased to 920 nm and 960 nm when the layer thickness is increased to 5 nm and 6 nm, and when the In composition (X1) is 0.25,
  • the emission peak wavelengths are correspondingly increased to 920 nm and 960 nm, and when the In composition (X1) is 0.3, the layer thickness is increased to 3 nm and 5 nm.
  • the emission peak wavelengths are as long as 920 nm and 985 nm.
  • the emission peak wavelengths are increased to 870 nm, 920 nm, 960 nm, and 985 nm.
  • the In composition (X1) becomes 0.35, the emission peak wavelength becomes 995 nm.
  • FIG. 7 it is shown that when a combination of the In composition (X1) with the emission peak wavelengths of 920 nm and 960 nm and the layer thickness is connected, it becomes a substantially straight line. Further, it is presumed that a line connecting a combination of the In composition (X1) having a predetermined emission peak wavelength in the wavelength band from 850 nm to 1000 nm and the layer thickness is also substantially linear. Further, it is assumed that the line connecting the combinations is located at the lower left as the emission peak wavelength is shorter, and located at the upper right as the longer the emission peak wavelength. Based on the above regularity, the In composition (X1) and the layer thickness having a desired emission peak wavelength of 850 nm or more and 1000 nm or less can be easily found.
  • FIG. 8 shows the correlation between the In composition (X1), the emission peak wavelength, and its emission output, with the well layer 17 having a thickness of 5 nm.
  • Table 3 shows the data values shown in FIG.
  • the In composition (X1) is increased to 0.12, 0.2, 0.25, 0.3, and 0.35, the emission peak wavelengths are increased to 870 nm, 920 nm, 960 nm, 985 nm, and 995 nm. More specifically, as the In composition (X1) increases from 0.12 to 0.3, the emission peak wavelength increases from 870 nm to 985 nm almost monotonically.
  • the In composition (X1) is increased from 0.3 to 0.35, the length increases from 985 nm to 995 nm, but the rate of change to long wavelengths is small.
  • the well layer 17 preferably has a composition of (In X1 Ga 1-X1 ) As (0 ⁇ X1 ⁇ 0.3, where X1 is a desired emission wavelength. Can be adjusted.
  • the emission peak wavelength is 900 nm or more, 0.1 ⁇ X1 ⁇ 0.3 is preferable, and when it is less than 900 nm, 0 ⁇ X1 ⁇ 0.1 is preferable.
  • the layer thickness of the well layer 17 is preferably in the range of 3 to 20 nm. More preferably, it is in the range of 3 to 10 nm.
  • the barrier layer 18 has a composition of (Al X2 Ga 1-X2 ) Y1 In 1-Y1 P (0 ⁇ X2 ⁇ 1, 0 ⁇ Y1 ⁇ 1).
  • X2 is preferably a composition having a larger band gap than the well layer 17, and more preferably in the range of 0 to 0.2.
  • Y1 is preferably set to 0.5 to 0.7, more preferably in the range of 0.52 to 0.60, in order to relieve strain caused by lattice mismatch of the well layer 17.
  • the layer thickness of the barrier layer 18 is preferably equal to or thicker than the layer thickness of the well layer 17. Thereby, the luminous efficiency of the well layer 17 can be increased.
  • the light emission output is as high as 6.5 mW or more when the number of pairs is 1 to 10, but the value decreases to 5 mW with 20 pairs.
  • a high value of approximately 6.5 mW or more is maintained up to 20 pairs.
  • Table 5 shows the data values shown in FIG. This is a case where a GaAs substrate is used as the growth substrate.
  • the barrier layer is the same as that of the present invention, but the well layer is a GaAs layer made of the same material as the growth substrate (that is, when the growth substrate is not distorted). Was also shown.
  • the maximum light emission output is 7 mW
  • Y1 of the barrier layer is about 7 mW in the range of 0.52 to 0.60.
  • the light emission output is 6.5 mW at the maximum, and the range showing high output is narrower than the case of the present invention.
  • the composition range of the barrier layer exhibiting high light output and high output is wide.
  • it since it is a combination of a well layer having no strain and a barrier layer having a strain, it can be understood that as a result, the crystallinity is lowered and the light emission output characteristics are lowered.
  • FIG. 11 shows the dependence of the number of well layer and barrier layer pairs on the correlation between the forward current and the light emission output.
  • the forward current was up to 30 mA
  • the light emission output increased substantially in proportion to the increase in current in both 3 and 5 pairs.
  • the light emission output increased with increasing current while maintaining approximately proportionality with respect to 5 pairs.
  • the number of pairs in which the well layers 17 and the barrier layers 18 are alternately stacked is not particularly limited.
  • the active layer 11 preferably includes 1 to 20 well layers 17.
  • a single well layer 17 is sufficient as a suitable range for the luminous efficiency of the active layer 11.
  • the luminous efficiency is improved particularly under high current conditions. It is preferable that there are a plurality of points.
  • the lower guide layer 10 and the upper guide layer 12 are provided on the lower surface and the upper surface of the active layer 11, respectively, as shown in FIG. Specifically, the lower guide layer 10 is provided on the lower surface of the active layer 11, and the upper guide layer 12 is provided on the upper surface of the active layer 11.
  • the lower guide layer 10 and the upper guide layer 12 have a composition of (Al X3 Ga 1 -X3 ) Y2 In 1 -Y2 P (0 ⁇ X3 ⁇ 1, 0 ⁇ Y2 ⁇ 1).
  • X3 is preferably a composition having the same band gap as that of the barrier layer 18 or larger than the barrier layer 18, and more preferably in the range of 0.2 to 0.5.
  • Y2 is preferably 0.4 to 0.6.
  • X3 functions as a clad layer and is selected in a range that is transparent to the emission wavelength, and Y2 is selected as a range in which good crystal growth can be achieved by placing importance on lattice matching with the substrate because the clad layer is thick.
  • the lower guide layer 10 and the upper guide layer 12 are provided to reduce the propagation of impurities between the lower cladding layer 9 and the upper cladding layer 13 and the active layer 11, respectively. That is, in the present invention, the lower clad layer 9 and the upper clad layer 13 are doped with an impurity at a high concentration, and the diffusion of the impurity into the active layer 11 causes the performance of the light emitting diode to deteriorate.
  • the thickness of the lower guide layer 10 and the upper guide layer 12 is preferably 10 nm or more, and more preferably 20 nm to 100 nm.
  • the conductivity type of the lower guide layer 10 and the upper guide layer 12 is not particularly limited, and any of undoped, p-type, and n-type can be selected. In order to increase the light emission efficiency, it is desirable that the crystallinity be undoped or the carrier concentration be less than 3 ⁇ 10 17 cm ⁇ 3 .
  • the lower clad layer 9 and the upper clad layer 13 are provided on the lower surface of the lower guide layer 10 and the upper surface of the upper guide layer 12, respectively, as shown in FIG.
  • a semiconductor material of (Al X4 Ga 1 -X4 ) Y3 In 1-Y3 P (0 ⁇ X4 ⁇ 1, 0 ⁇ Y3 ⁇ 1) is used, and the barrier layer 15 A material having a larger band gap is preferable, and a material having a larger band gap than the lower guide layer 10 and the upper guide layer 12 is more preferable.
  • the material may have a composition in which X4 of (Al X4 Ga 1-X4 ) Y3 In 1-Y3 P (0 ⁇ X4 ⁇ 1, 0 ⁇ Y3 ⁇ 1) is 0.3 to 0.7. preferable.
  • Y3 is preferably 0.4 to 0.6.
  • X4 functions as a clad layer and is selected in a range that is transparent to the emission wavelength, and Y3 is selected as a range in which good quality crystal growth is possible from the viewpoint of lattice matching with the substrate because the clad layer is thick.
  • the lower clad layer 9 and the upper clad layer 13 are configured to have different polarities.
  • the carrier concentration and thickness of the lower clad layer 9 and the upper clad layer 13 can be in a known suitable range, and it is preferable to optimize the conditions so that the luminous efficiency of the active layer 11 is increased. Further, the warpage of the compound semiconductor layer 2 can be reduced by controlling the composition of the lower cladding layer 9 and the upper cladding layer 13.
  • the lower clad layer 9 for example, p-type (Al X4a Ga 1-X4a ) Ya In 1- YaP (0.3 ⁇ X4a ⁇ 0.7, 0.4 ⁇ Y3a) doped with Mg is used. It is desirable to use a semiconductor material composed of ⁇ 0.6).
  • the carrier concentration is preferably in the range of 2 ⁇ 10 17 to 2 ⁇ 10 18 cm ⁇ 3
  • the layer thickness is preferably in the range of 0.1 to 1 ⁇ m.
  • the carrier concentration is preferably in the range of 1 ⁇ 10 17 to 1 ⁇ 10 18 cm ⁇ 3
  • the layer thickness is preferably in the range of 0.1 to 1 ⁇ m.
  • the polarities of the lower cladding layer 9 and the upper cladding layer 13 can be selected in consideration of the element structure of the compound semiconductor layer 2.
  • a contact layer for lowering the contact resistance of the ohmic electrode a current diffusion layer for planarly diffusing the element driving current throughout the light emitting unit, and conversely
  • a known layer structure such as a current blocking layer or a current confinement layer for limiting the region through which the element driving current flows can be provided.
  • the current spreading layer 8 is provided below the light emitting unit 7.
  • the current spreading layer 8 can be made of a material that is transparent to the emission wavelength from the light emitting unit 7 (active layer 11), such as GaP or GaInP.
  • GaP the emission wavelength from the light emitting unit 7
  • the functional substrate 3 as a GaP substrate
  • bonding can be facilitated and high bonding strength can be obtained.
  • GaInP the lattice constant is made the same as that of InGaAs, which is the material of the well layer 17 on which the current diffusion layer 8 is stacked, by changing the ratio of Ga and In. There is an effect that lattice matching can be achieved.
  • the thickness of the current spreading layer 8 is preferably in the range of 0.5 to 20 ⁇ m. This is because the current diffusion is insufficient when the thickness is 0.5 ⁇ m or less, and the cost for crystal growth to the thickness increases when the thickness is 20 ⁇ m or more.
  • the functional substrate 3 is bonded to the surface of the compound semiconductor layer 2 opposite to the main light extraction surface. That is, the functional substrate 3 is bonded to the current diffusion layer 8 side constituting the compound semiconductor layer 2 as shown in FIG.
  • This functional substrate 3 is made of a material that has sufficient strength to mechanically support the light emitting portion 7, has a wide band gap, and is optically transparent to the emission wavelength from the light emitting portion 7.
  • the functional substrate 3 is a substrate having a thermal expansion coefficient close to that of the light emitting portion and excellent in moisture resistance, and is preferably made of GaP, GaInP, SiC having good thermal conductivity, and sapphire having high mechanical strength.
  • the functional substrate 3 preferably has a thickness of, for example, about 50 ⁇ m or more in order to support the light emitting unit 7 with sufficient mechanical strength. In order to facilitate the mechanical processing of the functional substrate 3 after bonding to the compound semiconductor layer 2, it is preferable that the thickness does not exceed about 300 ⁇ m.
  • the functional substrate 3 is optimally composed of an n-type GaP substrate in terms of transparency, stress, and cost with a thickness of about 50 ⁇ m or more and about 300 ⁇ m or less.
  • the side surface of the functional substrate 3 is a vertical surface 3 a that is substantially perpendicular to the main light extraction surface on the side close to the compound semiconductor layer 2, and is far from the compound semiconductor layer 2.
  • the inclined surface 3b is inclined inward with respect to the main light extraction surface.
  • the light emitted from the active layer 11 to the functional substrate 3 can be efficiently extracted to the outside.
  • part of the light emitted from the active layer 11 to the functional substrate 3 side is reflected by the vertical surface 3a and can be extracted by the inclined surface 3b.
  • the light reflected by the inclined surface 3b can be extracted by the vertical surface 3a.
  • the light extraction efficiency can be increased by the synergistic effect of the vertical surface 3a and the inclined surface 3b.
  • the angle ⁇ formed by the inclined surface 3b and the surface parallel to the light emitting surface is preferably in the range of 55 degrees to 80 degrees. By setting it as such a range, the light reflected by the bottom part of the functional board
  • the width (thickness direction) of the vertical surface 3a is preferably in the range of 30 ⁇ m to 100 ⁇ m. By setting the width of the vertical surface 3a within the above range, the light reflected at the bottom of the functional substrate 3 can be efficiently returned to the light emitting surface at the vertical surface 3a, and further emitted from the main light extraction surface. It becomes possible. For this reason, the light emission efficiency of the light emitting diode 1 can be improved.
  • the inclined surface 3b of the functional substrate 3 is preferably roughened.
  • an effect of increasing the light extraction efficiency at the inclined surface 3b can be obtained. That is, by roughening the inclined surface 3b, total reflection on the inclined surface 3b can be suppressed and light extraction efficiency can be increased.
  • the functional substrate 3 can include a reflective layer (not shown) having a reflectance of 90% or more with respect to the emission wavelength and disposed to face the light emitting unit. With this configuration, light can be efficiently extracted from the main light extraction surface.
  • the reflective layer is made of, for example, silver (Ag), aluminum (Al), gold (Au), or an alloy thereof. These materials have high light reflectivity, and the light reflectivity from the reflective layer 23 can be 90% or more.
  • the functional substrate 3 can use a combination of eutectic metal such as AuIn, AuGe, AuSn, and the like and bonded to an inexpensive substrate such as silicon or germanium having a thermal expansion coefficient close to that of the light emitting portion.
  • AuIn has a low bonding temperature and a thermal expansion coefficient different from that of the light emitting part, but is an optimal combination for bonding the cheapest silicon substrate (silicon layer).
  • a refractory metal such as Ti, W, Pt or a transparent conductive oxide such as ITO may be inserted so that the current diffusion layer, the reflective metal and the eutectic metal do not interdiffuse. Desirable because of its stability.
  • the bonding interface between the compound semiconductor layer 2 and the functional substrate 3 may be a high resistance layer. That is, a high resistance layer (not shown) may be provided between the compound semiconductor layer 2 and the functional substrate 3. This high resistance layer exhibits a higher resistance value than that of the functional substrate 3, and when the high resistance layer is provided, the compound semiconductor layer 2 has a reverse direction from the current diffusion layer 8 side to the functional substrate 3 side. It has a function of reducing current. Moreover, although the junction structure which exhibits voltage resistance with respect to the voltage of the reverse direction applied carelessly from the functional board
  • the n-type ohmic electrode (first electrode) 4 and the p-type ohmic electrode (second electrode) 5 are low-resistance ohmic contact electrodes provided on the main light extraction surface of the light-emitting diode 1.
  • the n-type ohmic electrode 4 is provided above the upper cladding layer 11, and for example, an alloy made of AuGe, Ni alloy / Au can be used.
  • the p-type ohmic electrode 5 can use AuBe / Au or an alloy made of AuZn / Au on the exposed surface of the current diffusion layer 8.
  • the p-type ohmic electrode 5 on the current diffusion layer 8 is formed as the second electrode.
  • the effect of reducing an operating voltage is acquired.
  • the p-type ohmic electrode 5 on the current diffusion layer 8 made of p-type GaP a good ohmic contact can be obtained, so that the operating voltage can be lowered.
  • the polarity of the first electrode is n-type and the polarity of the second electrode is p-type.
  • the first electrode is p-type, current diffusion is deteriorated, resulting in a decrease in luminance.
  • the first electrode n-type current diffusion is improved, and high luminance of the light emitting diode 1 can be achieved.
  • the n-type ohmic electrode 4 and the p-type ohmic electrode 5 are arranged at diagonal positions as shown in FIG.
  • the p-type ohmic electrode 5 is most preferably surrounded by the compound semiconductor layer 2.
  • the n-type ohmic electrode 4 has a mesh such as a honeycomb or a lattice shape. With such a configuration, an effect of improving reliability can be obtained. Further, by using the lattice shape, a current can be uniformly injected into the active layer 11, and as a result, an effect of improving reliability can be obtained.
  • the n-type ohmic electrode 4 is preferably composed of a pad-shaped electrode (pad electrode) and a linear electrode (linear electrode) having a width of 10 ⁇ m or less. With such a configuration, high luminance can be achieved.
  • the opening area of the light extraction surface can be increased, and high luminance can be achieved.
  • the third electrode is formed on the back surface of the functional substrate, and in the case of a transparent substrate, the output can be further increased by reflecting the substrate.
  • the reflective metal material materials such as Au, Ag, and Al can be used.
  • eutectic metal such as AuSn and solder material on the electrode surface side, it is not necessary to use a paste in the die bonding process, which is simplified.
  • heat conduction is improved, and the heat dissipation characteristics of the light emitting diode are improved.
  • FIG. 12 is a cross-sectional view of an epi-wafer used for the light-emitting diode 1 of the present embodiment.
  • FIG. 13 is a cross-sectional view of a bonded wafer used for the light emitting diode 1 of the present embodiment.
  • the compound semiconductor layer 2 shown in FIG. 12 includes a buffer layer 15 made of GaAs on an GaAs substrate 14, an etching stop layer (not shown) provided for use in selective etching, an n-type contact layer 16 doped with Si, an n-type
  • the upper cladding layer 13, the upper guide layer 12, the active layer 11, the lower guide layer 10, the p-type lower cladding layer 9, and the current diffusion layer 8 made of Mg-doped p-type GaP are sequentially stacked.
  • the GaAs substrate 14 a commercially available single crystal substrate manufactured by a known manufacturing method can be used.
  • the surface of the GaAs substrate 14 on which the epitaxial growth is performed is desirably smooth.
  • the surface orientation of the surface of the GaAs substrate 14 is easy to epitaxially grow, and a substrate that is turned off within ⁇ 20 ° from the (100) plane and (100) that are mass-produced is desirable from the standpoint of quality stability.
  • the range of the plane orientation of the GaAs substrate 14 is more preferably 15 ° off ⁇ 5 ° from the (100) direction to the (0-1-1) direction.
  • “-” means a bar attached to the index immediately after that.
  • the dislocation density of the GaAs substrate 14 is desirably low in order to improve the crystallinity of the compound semiconductor layer 2. Specifically, for example, 10,000 pieces cm ⁇ 2 or less, preferably 1,000 pieces cm ⁇ 2 or less are suitable.
  • the GaAs substrate 14 may be n-type or p-type.
  • the carrier concentration of the GaAs substrate 14 can be appropriately selected from desired electrical conductivity and element structure.
  • the carrier concentration is preferably in the range of 1 ⁇ 10 17 to 5 ⁇ 10 18 cm ⁇ 3 .
  • the carrier concentration is preferably in the range of 2 ⁇ 10 18 to 5 ⁇ 10 19 cm ⁇ 3 .
  • the thickness of the GaAs substrate 14 has an appropriate range depending on the size of the substrate. If the thickness of the GaAs substrate 14 is thinner than an appropriate range, the compound semiconductor layer 2 may be broken during the manufacturing process. On the other hand, when the thickness of the GaAs substrate 14 is thicker than an appropriate range, the material cost increases. Therefore, when the substrate size of the GaAs substrate 14 is large, for example, when the diameter is 75 mm, a thickness of 250 to 500 ⁇ m is desirable to prevent cracking during handling. Similarly, when the diameter is 50 mm, a thickness of 200 to 400 ⁇ m is desirable, and when the diameter is 100 mm, a thickness of 350 to 600 ⁇ m is desirable.
  • the warpage of the compound semiconductor layer 2 due to the light emitting portion 7 can be reduced.
  • the temperature distribution during epitaxial growth becomes uniform, so that the in-plane wavelength distribution of the active layer 11 can be reduced.
  • the shape of the GaAs substrate 14 is not particularly limited to a circle, and there is no problem even if it is a rectangle or the like.
  • the buffer layer 15 is provided to reduce the propagation of defects between the GaAs substrate 14 and the constituent layers of the light emitting unit 7. For this reason, the buffer layer 15 is not necessarily required if the quality of the substrate and the epitaxial growth conditions are selected.
  • the buffer layer 15 is preferably made of the same material as that of the substrate to be epitaxially grown. Therefore, in the present embodiment, it is preferable to use GaAs for the buffer layer 15 as with the GaAs substrate 14.
  • the buffer layer 15 can also be a multilayer film made of a material different from that of the GaAs substrate 14 in order to reduce the propagation of defects.
  • the thickness of the buffer layer 15 is preferably 0.1 ⁇ m or more, and more preferably 0.2 ⁇ m or more.
  • the contact layer 16 (omitted in FIG. 4) is provided to reduce the contact resistance with the electrode.
  • the material of the contact layer 16 is preferably a material having a band gap larger than that of the active layer 11, and Al X Ga 1-X As, (Al X Ga 1-X ) Y In 1-YP (0 ⁇ X ⁇ 1) , 0 ⁇ Y ⁇ 1) can be preferably used.
  • the lower limit value of the carrier concentration of the contact layer 16 is preferably 5 ⁇ 10 17 cm ⁇ 3 or more and more preferably 1 ⁇ 10 18 cm ⁇ 3 or more in order to reduce the contact resistance with the electrode.
  • the upper limit value of the carrier concentration is desirably 2 ⁇ 10 19 cm ⁇ 3 or less at which the crystallinity is likely to decrease.
  • the thickness of the contact layer 16 is preferably 0.5 ⁇ m or more, and optimally 1 ⁇ m or more.
  • the upper limit value of the thickness of the contact layer 16 is not particularly limited, but is desirably 5 ⁇ m or less in order to bring the cost for epitaxial growth to an appropriate range.
  • a known growth method such as a molecular beam epitaxial method (MBE) or a low pressure metal organic chemical vapor deposition method (MOCVD method) can be applied.
  • MBE molecular beam epitaxial method
  • MOCVD method low pressure metal organic chemical vapor deposition method
  • the MOCVD method which is excellent in mass productivity.
  • the GaAs substrate 14 used for the epitaxial growth of the compound semiconductor layer 2 is preferably subjected to a pretreatment such as a cleaning process or a heat treatment before the growth to remove surface contamination or a natural oxide film.
  • the layers constituting the compound semiconductor layer 2 can be laminated by setting a GaAs substrate 14 having a diameter of 50 to 150 mm in an MOCVD apparatus and simultaneously epitaxially growing it.
  • the MOCVD apparatus a commercially available large-sized apparatus such as a self-revolving type or a high-speed rotating type can be applied.
  • examples of the group III constituent material include trimethylaluminum ((CH 3 ) 3 Al), trimethylgallium ((CH 3 ) 3 Ga), and trimethylindium ((CH 3 ) 3 In) can be used.
  • a Mg doping material for example, biscyclopentadienyl magnesium (bis- (C 5 H 5 ) 2 Mg) or the like can be used.
  • a Si doping material for example, disilane (Si 2 H 6 ) or the like can be used.
  • phosphine (PH 3 ), arsine (AsH 3 ), or the like can be used as a raw material for the group V constituent element.
  • each layer As the growth temperature of each layer, 720 to 770 ° C. can be applied when p-type GaP is used as the current diffusion layer 8, and 600 to 700 ° C. can be applied to the other layers. When p-type GaInP is used as the current diffusion layer 8, 600 to 700 ° C. can be applied. Furthermore, the carrier concentration, layer thickness, and temperature conditions of each layer can be selected as appropriate.
  • the compound semiconductor layer 2 produced in this way has a good surface state with few crystal defects despite having the light emitting portion 7.
  • the compound semiconductor layer 2 may be subjected to surface processing such as polishing corresponding to the element structure.
  • the compound semiconductor layer 2 and the functional substrate 3 are bonded.
  • the surface of the current diffusion layer 8 constituting the compound semiconductor layer 2 is polished and mirror-finished.
  • the functional substrate 3 to be attached to the mirror-polished surface of the current spreading layer 8 is prepared.
  • the surface of the functional substrate 3 is polished to a mirror surface before being bonded to the current diffusion layer 8.
  • the compound semiconductor layer 2 and the functional substrate 3 are carried into a general semiconductor material pasting apparatus, and electrons are collided with both surfaces which are mirror-polished in a vacuum to make the neutral (neutral) Ar beam. Irradiate.
  • bonding can join at room temperature by superimposing both surfaces in the sticking apparatus which maintained the vacuum, and applying a load (refer FIG. 13).
  • materials having the same bonding surface are more desirable from the viewpoint of stability of bonding conditions. Bonding (pasting) is optimally performed at room temperature bonding under such a vacuum, but bonding can also be performed using a eutectic metal or an adhesive.
  • an n-type ohmic electrode 4 that is a first electrode and a p-type ohmic electrode 5 that is a second electrode are formed.
  • the GaAs substrate 14 and the buffer layer 15 are selectively removed from the compound semiconductor layer 2 bonded to the functional substrate 3 with an ammonia-based etchant.
  • the n-type ohmic electrode 4 is formed on the exposed surface of the contact layer 16.
  • AuGe, Ni alloy / Pt / Au are laminated by a vacuum deposition method so as to have an arbitrary thickness, and then patterned by using a general photolithography means to form the n-type ohmic electrode 4. Form the shape.
  • the current diffusion layer 8 is exposed by selectively removing a predetermined range of the contact layer 16, the upper cladding layer 13, the upper guide layer 12, the active layer 11, the lower guide layer 10, and the p-type lower cladding layer 9.
  • the p-type ohmic electrode 5 is formed on the exposed surface of the current diffusion layer 8.
  • AuBe / Au is laminated by vacuum deposition so as to have an arbitrary thickness, and then patterned using a general photolithography means to form the shape of the p-type ohmic electrode 5.
  • the low resistance n-type ohmic electrode 4 and p-type ohmic electrode 5 can be formed, for example, by alloying by heat treatment at 400 to 500 ° C. for 5 to 20 minutes.
  • the third electrode is formed on the back surface of the functional substrate.
  • functions such as an ohmic electrode, a Schottky electrode, a reflection function, and a eutectic die bond structure can be combined and added.
  • a material such as Au, Ag, or Al is formed to reflect the light.
  • a transparent film such as silicon oxide or ITO can be inserted between the substrate and the material.
  • a known technique such as a sputtering method or a vapor deposition method can be used.
  • eutectic metal such as AuSn, lead-free solder material, etc.
  • the shape of the functional substrate 3 is processed.
  • V-shaped grooving is performed on the surface on which the third electrode 6 is not formed.
  • the inner surface of the V-shaped groove on the third electrode 6 side becomes an inclined surface 3b having an angle ⁇ formed with a surface parallel to the light emitting surface.
  • dicing is performed from the compound semiconductor layer 2 side at predetermined intervals to form chips.
  • the vertical surface 3a of the functional substrate 3 is formed by dicing at the time of chip formation.
  • the formation method of the inclined surface 3b is not particularly limited, and conventional methods such as wet etching, dry etching, scribing, and laser processing can be used in combination, but the shape controllability and productivity can be improved. Most preferably, a high dicing method is applied. By applying the dicing method, the manufacturing yield can be improved.
  • the method for forming the vertical surface 3a is not particularly limited, but it is preferably formed by laser processing, a scribe / break method or a dicing method.
  • the manufacturing cost can be reduced. That is, since it is not necessary to provide a margin for chip separation and many light emitting diodes can be manufactured, the manufacturing cost can be reduced.
  • the dicing method is excellent in cutting stability.
  • the crushed layer and dirt are removed by etching with a mixed solution of sulfuric acid and hydrogen peroxide as necessary. In this way, the light emitting diode 1 is manufactured.
  • the compound semiconductor layer including the light-emitting portion 7 having the well layer 17 having the composition formula (In X1 Ga 1 -X1 ) As (0 ⁇ X1 ⁇ 1). 2 is provided.
  • the current diffusion layer 8 is provided on the light emitting unit 7. Since the current spreading layer 8 is transparent with respect to the emission wavelength, the light-emitting diode 1 having high output and high efficiency can be obtained without absorbing the light emitted from the light emitting unit 7.
  • the functional substrate is stable in material, has no fear of corrosion, and has excellent moisture resistance.
  • the light emitting diode 1 of the present embodiment it is possible to provide the light emitting diode 1 having a light emission wavelength of 850 nm or more, excellent monochromaticity, high output, high efficiency, and moisture resistance. Further, according to the light emitting diode 1 of the present embodiment, the high output light emitting diode 1 having a light emission efficiency of about twice or more as compared with a transparent substrate type AlGaAs light emitting diode manufactured by a conventional liquid phase epitaxial method. Can be provided. Also, high temperature and high humidity reliability was improved.
  • FIG. 14A and 14B are views for explaining a light emitting diode according to a second embodiment to which the present invention is applied.
  • FIG. 14A is a plan view
  • FIG. 14B is along the line CC ′ shown in FIG. 14A. (The guide layers 10 and 12 are not shown).
  • the light emitting diode according to the second embodiment includes a well layer 17 having a composition formula (In X1 Ga 1-X1 ) As (0 ⁇ X1 ⁇ 1), a composition formula (Al X2 Ga 1-X2 ) Y1 In 1 ⁇ A composition formula (Al X3 Ga 1-X3) sandwiching the active layer 11 and the active layer 11 having a quantum well structure in which the barrier layers 18 composed of Y1 P (0 ⁇ X2 ⁇ 1, 0 ⁇ Y1 ⁇ 1) are alternately stacked.
  • First guide layer 10 and second guide layer 12 made of Y2 In 1-Y2 P (0 ⁇ X3 ⁇ 1, 0 ⁇ Y2 ⁇ 1), and first guide layer 10 and second guide layer 12
  • the light emitting part 7 having the first clad layer 9 and the second clad layer 13 sandwiching the active layer 11 therebetween, the current diffusion layer 8 formed on the light emitting part 7, and the light emitting part 7. Reflection having a reflectance of 90% or more with respect to the emission wavelength.
  • Comprises 23 comprises a functional substrate 31 which is joined to the current diffusion layer 8, the first cladding layer 9 and the second cladding layer 13 is a composition formula (Al X4 Ga 1-X4) Y3 In 1-Y3 P; 0 ⁇ X4 ⁇ 1, 0 ⁇ Y3 ⁇ 1).
  • the light-emitting diode according to the second embodiment has a functional substrate 31 that has a reflectance of 90% or more with respect to the emission wavelength and includes the reflective layer 23 disposed to face the light-emitting portion 7. Light can be efficiently extracted from the extraction surface.
  • the functional substrate 31 includes the second electrode 21 on the lower surface 8 b of the current diffusion layer 8, and further transparent conductive so as to cover the second electrode 21.
  • a reflective structure in which a film 22 and a reflective layer 23 are laminated, and a layer (substrate) 30 made of silicon or germanium are provided.
  • the functional substrate 31 preferably includes a layer made of silicon or germanium. This is because the material is not easily corroded, so that the moisture resistance is improved.
  • the reflective layer 23 is made of, for example, silver (Ag), aluminum (Al), gold (Au), or an alloy thereof. These materials have high light reflectivity, and the light reflectivity from the reflective layer 23 can be 90% or more.
  • a combination of eutectic metal such as AuIn, AuGe, AuSn and the like and bonded to an inexpensive substrate (layer) such as silicon or germanium can be used for the functional layer 31.
  • AuIn has a low bonding temperature and a thermal expansion coefficient different from that of the light emitting portion, but is an optimal combination for bonding the cheapest silicon substrate (silicon layer).
  • the functional substrate 31 is further inserted with a layer made of a refractory metal such as titanium (Ti), tungsten (W), or platinum (Pt) so that the current diffusion layer, the reflective layer metal, and the eutectic metal do not interdiffuse. It is also desirable from the standpoint of quality stability to have a configured configuration.
  • a refractory metal such as titanium (Ti), tungsten (W), or platinum (Pt)
  • FIG. 15 is a diagram for explaining a light emitting diode according to a third embodiment to which the present invention is applied.
  • the light emitting diode according to the third embodiment includes a well layer 17 having a composition formula (In X1 Ga 1-X1 ) As (0 ⁇ X1 ⁇ 1), a composition formula (Al X2 Ga 1-X2 ) Y1 In 1 ⁇
  • First guide layer 10 and second guide layer 12 made of Y2 In 1-Y2 P (0 ⁇ X3 ⁇ 1, 0 ⁇ Y2 ⁇ 1), and first guide layer 10 and second guide layer 12
  • the light emitting part 7 having the first clad layer 9 and the second clad layer 13 sandwiching the active layer 11 therebetween, the current diffusion layer 8 formed on the light emitting part 7, and the light emitting part 7. Reflection having a reflectance of 90% or more with respect to the emission wavelength.
  • a 53 and the metal substrate 50 comprises a functional substrate 51 which is joined to the current diffusion layer 8, the first cladding layer 9 and the second cladding layer 13 is a composition formula (Al X4 Ga 1-X4) Y3 In 1-Y3 P; 0 ⁇ X4 ⁇ 1, 0 ⁇ Y3 ⁇ 1).
  • the light-emitting diode according to the third embodiment is a characteristic configuration with respect to the light-emitting diode according to the second embodiment in that the functional substrate includes a metal substrate.
  • the metal substrate 50 has high heat dissipation, contributes to light emission of the light emitting diode with high luminance, and can extend the life of the light emitting diode. From the viewpoint of heat dissipation, the metal substrate 50 is particularly preferably made of a metal having a thermal conductivity of 130 W / m ⁇ K or more.
  • the compound semiconductor layer 2 includes an active layer 11, a first clad layer (lower clad) 9 and a second clad layer sandwiching the active layer 11 via a guide layer (not shown).
  • (Upper clad) 13 the current diffusion layer 8 below the first clad layer (lower clad) 9, and the first electrode 55 above the second clad layer (upper clad) 13 in plan view.
  • a contact layer 56 having substantially the same size.
  • the functional substrate 51 includes a second electrode 57 on the lower surface 8 b of the current diffusion layer 8, and a transparent conductive film 52 and a reflective layer 53 are laminated so as to cover the second electrode 57.
  • the joining surface 50a of the metal substrate 50 is joined to the surface 53b on the opposite side of the compound semiconductor layer 2 of the reflecting layer 53 constituting the reflecting structure.
  • the reflective layer 53 is made of, for example, a metal such as copper, silver, gold, or aluminum, or an alloy thereof. These materials have high light reflectivity, and the light reflectivity from the reflective structure can be 90% or more.
  • the reflective layer 53 By forming the reflective layer 53, the light from the active layer 11 is reflected by the reflective layer 53 in the front direction f, and the light extraction efficiency in the front direction f can be improved. Thereby, the brightness of the light emitting diode can be further increased.
  • the reflective layer 53 preferably has a laminated structure made of Ag, a Ni / Ti barrier layer, and an Au-based eutectic metal (connecting metal) from the transparent conductive film 52 side.
  • the connecting metal is a metal that has a low electrical resistance and melts at a low temperature. By using the connecting metal, the metal substrate can be connected without applying thermal stress to the compound semiconductor layer 2.
  • an Au-based eutectic metal that is chemically stable and has a low melting point is used.
  • the Au-based eutectic metal include eutectic compositions of alloys such as AuSn, AuGe, and AuSi (Au-based eutectic metal).
  • connection metal it is preferable to add a metal such as titanium, chromium, or tungsten to the connection metal.
  • a metal such as titanium, chromium, or tungsten
  • metals such as titanium, chromium, and tungsten can function as a barrier metal, and impurities contained in the metal substrate can be prevented from diffusing and reacting on the reflective layer 53 side.
  • the transparent conductive film 52 is composed of an ITO film, an IZO film, or the like.
  • the reflective structure may be composed of only the reflective layer 53.
  • a so-called cold mirror using a difference in refractive index of a transparent material for example, a multilayer film of titanium oxide film, silicon oxide film, white alumina, AlN May be combined with the reflective layer 53.
  • the metal substrate 50 can be made of a plurality of metal layers.
  • As the configuration of the plurality of metal layers it is preferable that two types of metal layers, that is, the first metal layer 50A and the second metal layer 50B are alternately stacked as in the example shown in FIG. In particular, it is more preferable that the first metal layer 50A and the second metal layer 50B have an odd number of layers.
  • the first metal layers 50A and 50A are more than the compound semiconductor layer 3. It is preferable to use a material made of a material having a large thermal expansion coefficient. Since the thermal expansion coefficient of the metal substrate as a whole is close to the thermal expansion coefficient of the compound semiconductor layer, it is possible to suppress warping and cracking of the metal substrate when the compound semiconductor layer and the metal substrate are joined, and the light emitting diode This is because the production yield can be improved.
  • the first metal layers 50A and 50A are made of a material having a smaller thermal expansion coefficient than the compound semiconductor layer 2. It is preferable to use it. Since the thermal expansion coefficient of the metal substrate as a whole is close to the thermal expansion coefficient of the compound semiconductor layer, it is possible to suppress warping and cracking of the metal substrate when joining the compound semiconductor layer and the metal substrate, and the production yield of light emitting diodes It is because it can improve. From the above viewpoint, any of the two types of metal layers may be the first metal layer or the second metal layer.
  • a preferred example is a metal substrate composed of three layers of Cu / Mo / Cu. From the above viewpoint, the same effect can be obtained with a metal substrate composed of three layers of Mo / Cu / Mo, but the metal substrate composed of three layers of Cu / Mo / Cu is a Cu layer that has high mechanical strength and is easy to process Mo. Therefore, there is an advantage that processing such as cutting is easier than a metal substrate composed of three layers of Mo / Cu / Mo.
  • the thermal expansion coefficient of the entire metal substrate is, for example, 6.1 ppm / K for a three-layer metal substrate of Cu (30 ⁇ m) / Mo (25 ⁇ m) / Cu (30 ⁇ m), and Mo (25 ⁇ m) / Cu (70 ⁇ m). In the case of a metal substrate composed of three layers of / Mo (25 ⁇ m), it is 5.7 ppm / K.
  • the metal layer constituting the metal substrate is preferably made of a material having high thermal conductivity. This is because the heat dissipation of the metal substrate can be increased, the light emitting diode can emit light with high brightness, and the life of the light emitting diode can be extended.
  • thermo conductivity 420 W / m ⁇ K
  • alloys thereof are preferably used.
  • the metal layers are made of a material having a thermal expansion coefficient substantially equal to that of the compound semiconductor layer.
  • the material of the metal layer is preferably a material having a thermal expansion coefficient that is within ⁇ 1.5 ppm / K of the thermal expansion coefficient of the compound semiconductor layer.
  • the thermal conductivity of the entire metal substrate is, for example, 250 W / m ⁇ K for a three-layer metal substrate of Cu (30 ⁇ m) / Mo (25 ⁇ m) / Cu (30 ⁇ m), and Mo (25 ⁇ m) / Cu (70 ⁇ m) / In the case of a metal substrate composed of three layers of Mo (25 ⁇ m), it is 220 W / m ⁇ K.
  • the light-emitting diode manufactured in this example is an infrared light-emitting diode having an active layer having a quantum well structure of a well layer made of InGaAs and a barrier layer made of AlGaInP.
  • a compound semiconductor layer grown on a GaAs substrate and a functional substrate were combined to produce a light emitting diode.
  • a light-emitting diode lamp having a light-emitting diode chip mounted on a substrate was prepared for characteristic evaluation.
  • Example 1 is an example of the embodiment shown in FIG.
  • an epitaxial wafer was fabricated by sequentially laminating compound semiconductor layers on a GaAs substrate made of an n-type GaAs single crystal doped with Si.
  • the plane inclined by 15 ° from the (100) plane in the (0-1-1) direction was used as the growth plane, and the carrier concentration was set to 2 ⁇ 10 18 cm ⁇ 3 .
  • an n-type buffer layer made of GaAs doped with Si As the compound semiconductor layer, an n-type buffer layer made of GaAs doped with Si, an n-type contact layer made of Si-doped (Al 0.7 Ga 0.3 ) 0.5 In 0.5 P, Si N-type upper clad layer made of (Al 0.7 Ga 0.3 ) 0.5 In 0.5 P, doped with (Al 0.3 Ga 0.7 ) 0.5 In 0.5 P Upper guide layer, well layer / barrier layer composed of three pairs of In 0.2 Ga 0.8 As / (Al 0.1 Ga 0.9 ) 0.5 In 0.5 P, (Al 0.3 Ga 0 .7) 0.5 in 0.5 lower guide layer made of P, doped with Mg (Al 0.7 Ga 0.3) p-type lower cladding layer composed of 0.5 in 0.5 P, (Al 0.5 Ga 0.5) an intermediate layer of a thin film made of 0.5 in 0.5 P, M Using current diffusion layer made of doped p-type Ga
  • a compound semiconductor layer was epitaxially grown on a GaAs substrate having a diameter of 76 mm and a thickness of 350 ⁇ m by using a low pressure metal organic chemical vapor deposition apparatus method (MOCVD apparatus) to form an epitaxial wafer.
  • MOCVD apparatus metal organic chemical vapor deposition apparatus method
  • trimethylaluminum ((CH 3 ) 3 Al), trimethylgallium ((CH 3 ) 3 Ga) and trimethylindium ((CH 3 ) 3 In) are used as the raw material for the group III constituent element did.
  • biscyclopentadienyl magnesium bis- (C 5 H 5 ) 2 Mg
  • disilane Si 2 H 6
  • phosphine PH 3
  • arsine As the growth temperature of each layer, the current diffusion layer made of p-type GaP was grown at 750 ° C. The other layers were grown at 700 ° C.
  • the buffer layer made of GaAs has a carrier concentration of about 2 ⁇ 10 18 cm ⁇ 3 and a layer thickness of about 0.5 ⁇ m.
  • the contact layer had a carrier concentration of about 2 ⁇ 10 18 cm ⁇ 3 and a layer thickness of 4 ⁇ m.
  • the upper cladding layer had a carrier concentration of about 1 ⁇ 10 18 cm ⁇ 3 and a layer thickness of about 0.5 ⁇ m.
  • the upper guide layer was undoped and had a thickness of about 50 nm.
  • the well layer is undoped In 0.2 Ga 0.8 As with a thickness of about 5 nm, and the barrier layer is undoped (Al 0.1 Ga 0.9 ) 0.5 In 0. 5 P.
  • Three pairs of well layers and barrier layers were alternately laminated.
  • the lower guide layer was undoped and had a thickness of about 50 nm.
  • the lower cladding layer had a carrier concentration of about 8 ⁇ 10 17 cm ⁇ 3 and a layer thickness of about 0.5 ⁇ m.
  • the intermediate layer had a carrier concentration of about 8 ⁇ 10 17 cm ⁇ 3 and a layer thickness of about 50 nm.
  • the current diffusion layer made of GaP has a carrier concentration of about 3 ⁇ 10 18 cm ⁇ 3 and a layer thickness of about 10 ⁇ m.
  • the current diffusion layer was polished to a region extending from the surface to a depth of about 1 ⁇ m and mirror-finished.
  • the surface roughness (rms) of the current diffusion layer was set to 0.18 nm.
  • a functional substrate made of n-type GaP to be attached to the mirror-polished surface of the current diffusion layer was prepared.
  • a single crystal having a plane orientation of (111) added with Si so that the carrier concentration was about 2 ⁇ 10 17 cm ⁇ 3 was used for the functional substrate for sticking.
  • the functional substrate had a diameter of 76 mm and a thickness of 250 ⁇ m.
  • the surface of this functional substrate was polished to a mirror surface before being bonded to the current spreading layer, and the surface roughness (rms) was finished to 0.12 nm.
  • the functional substrate and the epitaxial wafer were carried into a general semiconductor material sticking apparatus, and the inside of the apparatus was evacuated to 3 ⁇ 10 ⁇ 5 Pa.
  • the GaAs substrate and the GaAs buffer layer were selectively removed from the bonded wafer with an ammonia-based etchant.
  • a first electrode was formed on the surface of the contact layer by vacuum deposition so that the thickness of AuGe and Ni alloy was 0.5 ⁇ m, Pt was 0.2 ⁇ m, and Au was 1 ⁇ m.
  • patterning was performed using a general photolithography means, and an n-type ohmic electrode was formed as the first electrode.
  • the surface of the light extraction surface which is the surface from which the GaAs substrate was removed, was roughened.
  • the epi layer in the region where the p-type ohmic electrode is formed as the second electrode was selectively removed to expose the current diffusion layer.
  • a p-type ohmic electrode was formed on the exposed surface of the current diffusion layer by vacuum deposition so that AuBe was 0.2 ⁇ m and Au was 1 ⁇ m.
  • heat treatment was performed at 450 ° C. for 10 minutes to form an alloy, and low resistance p-type and n-type ohmic electrodes were formed.
  • Au was formed in a thickness of 0.2 ⁇ m on the back surface of the functional substrate, and a pattern was formed in a 220 ⁇ m square.
  • the region where the third electrode is not formed from the back surface of the functional substrate is set so that the angle ⁇ of the inclined surface becomes 70 ° and the thickness of the vertical surface becomes 80 ⁇ m.
  • a letter-shaped grooving was performed.
  • a dicing saw was used to cut from the compound semiconductor layer side at 350 ⁇ m intervals to form chips. The crushing layer and dirt by dicing were removed by etching with a mixed solution of sulfuric acid and hydrogen peroxide to produce a light emitting diode of Example 1.
  • 100 light-emitting diode lamps each having the light-emitting diode chip of Example 1 manufactured as described above mounted on a mount substrate were assembled.
  • the mount is supported (mounted) by a die bonder
  • the n-type ohmic electrode of the light-emitting diode and the n-electrode terminal provided on the surface of the mount substrate are wire-bonded with a gold wire
  • the p-type ohmic electrode and the p-type electrode are connected.
  • the electrode terminal was wire bonded with a gold wire and then sealed with a general epoxy resin.
  • Table 7 shows the results of evaluating the characteristics of the light emitting diode (light emitting diode lamp). As shown in Table 7, when current was passed between the n-type and p-type ohmic electrodes, infrared light having a peak wavelength of 920 nm was emitted.
  • the forward voltage (Vf) when a current of 20 milliamperes (mA) flows in the forward direction is the low resistance at each junction interface between the current diffusion layer constituting the compound semiconductor layer and the functional substrate and each ohmic resistance. Reflecting the good ohmic characteristics of the electrode, it was about 1.22 volts. When the forward current was 20 mA, the light emission output was 7 mW.
  • Example 2 is an example of the second embodiment shown in FIGS. 14A and 14B.
  • the light emitting diode of Example 2 is a case where a reflective layer and a functional substrate are combined. Other light emitting portions are formed in the same manner as in the first embodiment.
  • the lower guide layer 10 and the upper guide layer 12 are not shown.
  • втори ⁇ ески ⁇ ⁇ ел ⁇ ⁇ ел ⁇ ⁇ ел ⁇ ⁇ ел ⁇ ⁇ о ⁇ е ⁇ ⁇ о ⁇ е ⁇ ⁇ е ⁇ ⁇ ⁇ ⁇ ⁇ ⁇ ⁇ ⁇ ⁇ ⁇ ⁇ ⁇ ⁇ ⁇ ⁇ ⁇ ⁇ ⁇ ⁇ ⁇ ⁇ ⁇ ⁇ ⁇ ⁇ ⁇ ⁇ ⁇ ⁇ ⁇ ⁇ ⁇ ⁇ ⁇ ⁇ ⁇ m a transparent conductive film was formed by a sputtering method with a thickness of 0.4 ⁇ m.
  • a layer 23 made of silver alloy / Ti / Au was formed to a thickness of 0.2 ⁇ m / 0.1 ⁇ m / 1 ⁇ m to form a reflecting surface 23.
  • a layer 32 made of Ti / Au / In was formed on the surface of a silicon substrate (functional substrate) 31 with a thickness of 0.1 ⁇ m / 0.5 ⁇ m / 0.3 ⁇ m.
  • a layer 33 made of Ti / Au was formed on the back surface of the silicon substrate 31 with a thickness of 0.1 ⁇ m / 0.5 ⁇ m.
  • the Au on the light emitting diode wafer side and the In surface on the silicon substrate side were superposed and heated at 320 ° C. and pressurized at 500 g / cm 2 to bond the functional substrate to the light emitting diode wafer.
  • the GaAs substrate is removed, an AuGe / Au ohmic electrode (first electrode) 25 having a diameter of 100 ⁇ m and a thickness of 3 ⁇ m is formed on the surface of the contact layer 16, and heat-treated at 420 ° C. for 5 minutes, p, n The ohmic electrode was alloyed.
  • the surface of the contact layer 16 was roughened.
  • the semiconductor layer, the reflective layer, and the eutectic metal that were to be cut to be separated into chips were removed, and Ti / AuSn / Au was formed to 0.3 ⁇ m / 1 ⁇ m / 0.1 ⁇ m on the back electrode of the silicon substrate. Dicing saw cut into squares at a pitch of 350 ⁇ m.
  • Table 7 shows the results of evaluating the characteristics of the light emitting diode (light emitting diode lamp). As shown in Table 7, when current was passed between the upper and lower electrodes, infrared light having a peak wavelength of 920 nm was emitted.
  • the forward voltage (Vf) when a current of 20 milliamperes (mA) flows in the forward direction is the low resistance at each junction interface between the current diffusion layer constituting the compound semiconductor layer and the functional substrate and each ohmic resistance. Reflecting the good ohmic characteristics of the electrode, it was about 1.20 volts (V).
  • the light emission output when the forward current was 20 mA was about 6 mW.
  • Table 7 shows the results of conducting an energization test (20 mA energization) for 1000 hours in a high-temperature and high-humidity environment at a temperature of 60 ° C. and a humidity of 90%, and measuring the residual ratio of light emission output.
  • 100 lamps were subjected to a high-temperature and high-humidity energization test at 60 ° C., 90 RH%, 20 mA. The average output remaining rate after 1000 hours was 99%.
  • Example 3 The light-emitting diode of Example 3 is an example of the third embodiment, and has a configuration in which a functional substrate including a reflective layer and a metal substrate is bonded to a current diffusion layer. With reference to FIG. 15, the light-emitting diode of Example 3 will be described.
  • a metal substrate was produced. Two substantially flat Cu plates with a thickness of 10 ⁇ m and one substantially flat Mo plate with a thickness of 75 ⁇ m are prepared, and the Mo plates are inserted between the two Cu plates and stacked. And the said board
  • Compound semiconductor layer between the buffer layer and the contact layer, made of (Al 0.5 Ga 0.5) 0.5 In 0.5 P doped with Si, layer thickness 0.5 ⁇ m of the etching stop layer It formed on the same conditions as Example 1 except the point formed.
  • Au having a thickness of 0.2 ⁇ m is laminated on AuBe having a thickness of 0.4 ⁇ m, and when viewed in plan, it has a circular shape of 20 ⁇ m ⁇ , with an interval of 60 ⁇ m.
  • a second electrode 57 was formed.
  • an ITO film 52 which is a transparent conductive film, was formed by sputtering to a thickness of 0.8 ⁇ m so as to cover the second electrode 57.
  • a film made of a silver (Ag) alloy is formed to 0.7 ⁇ m on the ITO film 52 by vapor deposition, and then a film made of nickel (Ni) / titanium (Ti) is made to 0.5 ⁇ m, gold A film made of (Au) was formed to a thickness of 1 ⁇ m to form a reflective film 53.
  • the structure in which the ITO film 52 and the reflective film 53 are formed on the current diffusion layer 8 of the compound semiconductor layer and the metal substrate are arranged so as to face each other and are carried into a decompression apparatus, and are brought to 400 ° C. In the state heated by, they were joined with a load of 500 kg to form a joined structure.
  • the GaAs substrate which is a growth substrate for the compound semiconductor layer, and the buffer layer were selectively removed from the bonded structure with an ammonia-based etchant, and the etching stop layer was selectively removed with a hydrochloric acid-based etchant.
  • AuGe is deposited on the contact layer to a thickness of 0.15 ⁇ m
  • Ni is deposited to a thickness of 0.05 ⁇ m
  • Au is further deposited to a thickness of 1 ⁇ m.
  • a first electrode conductive film was formed by film formation.
  • the electrode conductive film was patterned into a circular shape in plan view, and a first electrode 55 having a diameter of 100 ⁇ m and a thickness of 3 ⁇ m was produced.
  • the contact layer 56 was formed by etching away the portion of the contact layer except under the first electrode with an ammonia-based etchant.
  • the compound semiconductor layer, the reflective layer, and the eutectic metal to be cut to be separated into chips were removed, and the metal substrate was cut into squares at a pitch of 350 ⁇ m by laser dicing.
  • Table 7 shows the results of evaluating the characteristics of the light emitting diode (light emitting diode lamp). As shown in Table 7, when current was passed between the n-type and p-type ohmic electrodes, infrared light having a peak wavelength of 920 nm was emitted.
  • the forward voltage (V F ) when a current of 20 milliamperes (mA) is passed in the forward direction is low in resistance at the junction interface between the current diffusion layer constituting the compound semiconductor layer and the functional substrate. Reflecting the good ohmic characteristics of the ohmic electrode, it was 1.2 volts.
  • the light emission output when the forward current was 20 mA was 5.9 mW. Twenty lamps were subjected to a high-temperature and high-humidity energization test at 60 ° C., 90 RH%, 20 mA. The average output remaining rate after 1000 hours was 100%.
  • Example 4 The light-emitting diode of Example 4 is an example of the first embodiment, and is manufactured under the same conditions as in Example 1 except that the In composition X1 of the well layer is set to 0.12 so that the emission peak wavelength is 870 nm. did.
  • the results of evaluating the characteristics of the light emitting diode (light emitting diode lamp) are as shown in Table 7. Infrared light having a peak wavelength of 870 nm is emitted, and the light emission output (P 0 ) and the forward voltage (V F ). The average output residual ratios were 6.8 mW, 1.31 V, and 100%, respectively.
  • Example 5 The light-emitting diode of Example 5 is an example of the second embodiment, and is manufactured under the same conditions as Example 2 except that the In composition X1 of the well layer is set to 0.12 so that the emission peak wavelength is 870 nm. did.
  • the results of evaluating the characteristics of the light emitting diode are as shown in Table 7. Infrared light having a peak wavelength of 870 nm is emitted, and the light emission output (P 0 ) and the forward voltage (V F ). The average output residual ratio was 6.1 mW, 1.3 V, and 100%, respectively.
  • Example 6 The light-emitting diode of Example 6 is an example of the first embodiment, and is manufactured under the same conditions as Example 1 except that the In composition X1 of the well layer is set to 0.25 so that the emission peak wavelength is 960 nm. did.
  • the results of evaluating the characteristics of this light emitting diode are as shown in Table 7. Infrared light having a peak wavelength of 960 nm is emitted, and the light emission output (P 0 ) and forward voltage (V F ). The average output residual ratio was 6.5 mW, 1.2 V, and 99%, respectively.
  • Example 7 The light emitting diode of Example 7 is an example of the second embodiment, and is manufactured under the same conditions as Example 2 except that the In composition X1 of the well layer is set to 0.25 in order to set the emission peak wavelength to 960 nm. did.
  • the results of evaluating the characteristics of this light emitting diode are as shown in Table 7. Infrared light having a peak wavelength of 960 nm is emitted, and the light emission output (P 0 ) and forward voltage (V F ). The average output residual ratio was 5.3 mW, 1.2 V, and 99%, respectively.
  • Example 8 The light-emitting diode of Example 8 is an example of the first embodiment, and is manufactured under the same conditions as in Example 1 except that the In composition X1 of the well layer is set to 0.3 so that the emission peak wavelength is 985 nm. did.
  • the results of evaluating the characteristics of the light emitting diode (light emitting diode lamp) are as shown in Table 7. Infrared light having a peak wavelength of 985 nm is emitted, and the light emission output (P 0 ) and forward voltage (V F ). The average output residual ratio was 5.0 mW, 1.2 V, and 99%, respectively.
  • Example 9 The light-emitting diode of Example 9 is an example of the second embodiment, and is manufactured under the same conditions as Example 2 except that the In composition X1 of the well layer is set to 0.3 so that the emission peak wavelength is 985 nm. did.
  • the results of evaluating the characteristics of the light emitting diode (light emitting diode lamp) are as shown in Table 7. Infrared light having a peak wavelength of 985 nm is emitted, and the light emission output (P 0 ) and forward voltage (V F ). The average output residual ratio was 3.8 mW, 1.2 V, and 99%, respectively.
  • Example 10 The light-emitting diode of Example 10 is an example of the first embodiment, and the barrier layer is undoped and has a thickness of about 10 nm of (Al 0.1 Ga 0.9 ) 0.55 In 0.45 P. Moreover, it was produced under the same conditions as in Example 1 except that five pairs of well layers and barrier layers were alternately laminated.
  • the results of evaluating the characteristics of this light emitting diode are as shown in Table 7. Infrared light having a peak wavelength of 920 nm is emitted, and the light emission output (P 0 ) and forward voltage (V F ). The average output residual ratio was 7.0 mW, 1.24 V, and 99%, respectively.
  • Comparative Example 1 The light emitting diode of Comparative Example 1 was formed by a liquid phase epitaxial method which is a conventional technique. This is a light emitting diode having a double heterostructure light emitting portion having a light emitting layer of Al 0.01 Ga 0.99 As on a GaAs substrate.
  • the light-emitting diode of Comparative Example 1 was prepared by forming an n-type (100) GaAs single crystal substrate with an n-type upper cladding layer having an interface composition of Al 0.2 Ga 0.8 As of 50 ⁇ m. 20 ⁇ m of Si-doped light-emitting layer made of Al 0.03 Ga 0.97 As, 20 ⁇ m of p-type lower cladding layer made of Al 0.1 Ga 0.9 As, transparent to the emission wavelength . A p-type thick film layer made of 25 Ga 0.75 As was prepared by a liquid phase epitaxial method so as to be 60 ⁇ m. After this epitaxial growth, the GaAs substrate was removed.
  • an n-type ohmic electrode having a diameter of 100 ⁇ m was formed on the surface of the n-type AlGaAs upper cladding layer.
  • p-type ohmic electrodes having a diameter of 20 ⁇ m were formed on the back surface of the p-type AlGaAs thick film layer at intervals of 80 ⁇ m and heat-treated at 420 ° C. for 5 minutes to alloy the p and n ohmic electrodes.
  • the crushed layer was removed by etching, and the surface was roughened for high output to produce a light emitting diode chip of Comparative Example 1.
  • Table 7 shows the results of evaluating the characteristics of the light-emitting diode lamp on which the light-emitting diode of Comparative Example 1 was mounted.
  • Table 7 shows the results of evaluating the characteristics of the light-emitting diode lamp on which the light-emitting diode of Comparative Example 1 was mounted.
  • V F forward voltage
  • V F light emission output when the forward current was 20 mA was 2 mW.
  • the output of any sample of Comparative Example 1 was lower than that of the example of the present invention.
  • Table 1 shows the results of conducting a current test (20 mA power supply) for 500 hours in a high temperature and high humidity environment at a temperature of 60 ° C. and a humidity of 90%, and measuring the residual rate of light emission output.
  • the cause of the decrease in output is thought to be that light absorption increased due to corrosion of the AlGaAs surface.
  • 100 lamps were subjected to a high-temperature and high-humidity energization test at 60 ° C., 90 RH%, 20 mA.
  • the average of the remaining power after 500 hours was 14% lower than that at the start of the experiment, and was significantly lower than that of the example in which the decrease was only within 1%.
  • the light-emitting diode of the present invention can be used as a light-emitting diode product that emits infrared light having an emission peak wavelength of 850 nm or more, particularly 900 nm or more with high output and high efficiency.
  • SYMBOLS 1 Light emitting diode 2 ... Compound semiconductor layer 3 ... Functional board
  • Light emitting diode 21 Electrode 22 ; Transparent conductive film 23 ... Reflecting surface 25 ... Bonding electrode 30 ; Silicon substrate 31 ⁇ ⁇ Functional substrate ⁇ ⁇ ⁇ ⁇ An angle between the inclined surface and a plane parallel to the light emitting surface 50 .Metal substrate 51... Functional substrate 52 ..Transparent conductive film 53. .... First electrode 56 ... Contact layer 57 ... Second electrode

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Led Devices (AREA)

Abstract

La présente invention concerne une diode électroluminescente, comprenant : une couche active ayant une structure de puits quantique, obtenue par stratification en alternance d'une couche de puits, de composition (InX1Ga1- X1)As avec 0 ≦ X1 ≦ 1, et d'une couche barrière, de composition (AlX2Ga１－ X2)Y1In1-Y1P avec 0 ≦ X2 ≦ 1, 0 < Y1 ≦ 1 ; un premier guide et un second guide, de composition (AlX3Ga1-X3)Y2In1-Y2P avec 0 ≦ X3 ≦ 1, 0 < Y2 ≦ 1, et prenant en sandwich ladite couche active ; une section électroluminescente, comportant une première couche de gaine et une seconde couche de gaine prenant en sandwich la couche active, le premier guide et le second guide étant intercalés entre elles ; une couche de diffusion de courant formée sur la section électroluminescente ; et un substrat fonctionnel collé à la couche de diffusion de courant. La première et la seconde couche de gaine ont la composition suivante : (AlX4Ga1-X4)Y3In1-Y3P, avec 0 ≦ X4 ≦ 1, 0 ＜ Y3 ≦ 1.
PCT/JP2011/050719 2010-01-25 2011-01-18 Diode électroluminescente, lampe à diode électroluminescente et dispositif d'éclairage WO2011090016A1 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201180007108.8A CN102725871B (zh) 2010-01-25 2011-01-18 发光二极管、发光二极管灯和照明装置

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP2010013530 2010-01-25
JP2010-013530 2010-01-25
JP2010-183205 2010-08-18
JP2010183205A JP5557648B2 (ja) 2010-01-25 2010-08-18 発光ダイオード、発光ダイオードランプ及び照明装置

Publications (1)

Publication Number Publication Date
WO2011090016A1 true WO2011090016A1 (fr) 2011-07-28

Family

ID=44306819

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2011/050719 WO2011090016A1 (fr) 2010-01-25 2011-01-18 Diode électroluminescente, lampe à diode électroluminescente et dispositif d'éclairage

Country Status (4)

Country Link
JP (1) JP5557648B2 (fr)
CN (1) CN102725871B (fr)
TW (1) TWI446580B (fr)
WO (1) WO2011090016A1 (fr)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2012119585A (ja) 2010-12-02 2012-06-21 Showa Denko Kk 発光ダイオード、発光ダイオードランプ及び照明装置
JP7227357B2 (ja) 2019-11-26 2023-02-21 天津三安光電有限公司 赤外線発光ダイオード
JP7455267B1 (ja) 2022-10-28 2024-03-25 Ｄｏｗａエレクトロニクス株式会社 紫外線発光素子及びその製造方法

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2004207508A (ja) * 2002-12-25 2004-07-22 Shin Etsu Handotai Co Ltd 発光素子及びその製造方法
JP2006066518A (ja) * 2004-08-25 2006-03-09 Sharp Corp 半導体発光素子および半導体発光素子の製造方法
JP2007157838A (ja) * 2005-12-01 2007-06-21 Matsushita Electric Ind Co Ltd 半導体レーザ素子
JP2007194536A (ja) * 2006-01-23 2007-08-02 Showa Denko Kk 発光ダイオード及びその製造方法
WO2008151255A1 (fr) * 2007-06-05 2008-12-11 Semi-Photonics Co., Ltd. Procédé pour manipuler un ensemble de tranche de semi-conducteur
JP2010016353A (ja) * 2008-06-03 2010-01-21 Sumitomo Electric Ind Ltd ＡｌｘＧａ（１−ｘ）Ａｓ基板、赤外ＬＥＤ用のエピタキシャルウエハ、赤外ＬＥＤ、ＡｌｘＧａ（１−ｘ）Ａｓ基板の製造方法、赤外ＬＥＤ用のエピタキシャルウエハの製造方法および赤外ＬＥＤの製造方法

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3982940B2 (ja) * 1999-03-26 2007-09-26 三井化学株式会社 光半導体素子の製造方法
US6900467B2 (en) * 2001-05-21 2005-05-31 Stanley Electric Co., Ltd. Semiconductor light emitting device having quantum well layer sandwiched between carrier confinement layers

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2004207508A (ja) * 2002-12-25 2004-07-22 Shin Etsu Handotai Co Ltd 発光素子及びその製造方法
JP2006066518A (ja) * 2004-08-25 2006-03-09 Sharp Corp 半導体発光素子および半導体発光素子の製造方法
JP2007157838A (ja) * 2005-12-01 2007-06-21 Matsushita Electric Ind Co Ltd 半導体レーザ素子
JP2007194536A (ja) * 2006-01-23 2007-08-02 Showa Denko Kk 発光ダイオード及びその製造方法
WO2008151255A1 (fr) * 2007-06-05 2008-12-11 Semi-Photonics Co., Ltd. Procédé pour manipuler un ensemble de tranche de semi-conducteur
JP2010016353A (ja) * 2008-06-03 2010-01-21 Sumitomo Electric Ind Ltd ＡｌｘＧａ（１−ｘ）Ａｓ基板、赤外ＬＥＤ用のエピタキシャルウエハ、赤外ＬＥＤ、ＡｌｘＧａ（１−ｘ）Ａｓ基板の製造方法、赤外ＬＥＤ用のエピタキシャルウエハの製造方法および赤外ＬＥＤの製造方法

Also Published As

Publication number Publication date
CN102725871B (zh) 2016-03-09
CN102725871A (zh) 2012-10-10
TWI446580B (zh) 2014-07-21
JP2011171694A (ja) 2011-09-01
TW201214753A (en) 2012-04-01
JP5557648B2 (ja) 2014-07-23

Similar Documents

Publication Publication Date Title
WO2012073993A1 (fr) Diode luminescente, lampe à diode luminescente, et dispositif d&#39;éclairage
EP2400571A1 (fr) Diode électroluminescente, lampe à diode électroluminescente et procédé de fabrication de diode électroluminescente
WO2010103752A1 (fr) Diode électroluminescente, lampe à diode électroluminescente et dispositif d&#39;éclairage
WO2011034080A1 (fr) Diode electroluminescente, lampe a diode electroluminescente et dispositif d&#39;eclairage
JP5557649B2 (ja) 発光ダイオード、発光ダイオードランプ及び照明装置
JP2012109436A (ja) 発光ダイオード
WO2012023558A1 (fr) Diode électroluminescente et lampe à diode électroluminescente
JP5586371B2 (ja) 発光ダイオード、発光ダイオードランプ及び照明装置
JP5586372B2 (ja) 発光ダイオード、発光ダイオードランプ及び照明装置
JP6101303B2 (ja) 発光ダイオード、発光ダイオードランプ及び照明装置
JP5557648B2 (ja) 発光ダイオード、発光ダイオードランプ及び照明装置
JP5538006B2 (ja) 発光ダイオード
JP5801542B2 (ja) 発光ダイオード及び発光ダイオードランプ
JP5876897B2 (ja) 発光ダイオード、発光ダイオードランプ及び照明装置
JP2012129249A (ja) 発光ダイオード、発光ダイオードランプ及び発光ダイオードの製造方法
JP2014168101A (ja) 発光ダイオード、発光ダイオードランプ及び照明装置
JP2014158057A (ja) 発光ダイオード、発光ダイオードランプ及び照明装置

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 201180007108.8

Country of ref document: CN

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 11734622

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 11734622

Country of ref document: EP

Kind code of ref document: A1