WO2010102306A1 - Procédé de fabrication d'un substrat à couche mince - Google Patents

Procédé de fabrication d'un substrat à couche mince Download PDF

Info

Publication number
WO2010102306A1
WO2010102306A1 PCT/US2010/026570 US2010026570W WO2010102306A1 WO 2010102306 A1 WO2010102306 A1 WO 2010102306A1 US 2010026570 W US2010026570 W US 2010026570W WO 2010102306 A1 WO2010102306 A1 WO 2010102306A1
Authority
WO
WIPO (PCT)
Prior art keywords
template
layer
semiconductor layer
porous
silicon
Prior art date
Application number
PCT/US2010/026570
Other languages
English (en)
Inventor
Rafael Ricolcol
Joe Kramer
David Xuan-Qi Wang
Mehrdad M. Moslehi
Original Assignee
Solexel, Inc.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Solexel, Inc. filed Critical Solexel, Inc.
Priority to EP10749454.4A priority Critical patent/EP2404317A4/fr
Publication of WO2010102306A1 publication Critical patent/WO2010102306A1/fr

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/30604Chemical etching
    • H01L21/30608Anisotropic liquid etching
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/0248Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies
    • H01L31/0352Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies characterised by their shape or by the shapes, relative sizes or disposition of the semiconductor regions
    • H01L31/035272Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies characterised by their shape or by the shapes, relative sizes or disposition of the semiconductor regions characterised by at least one potential jump barrier or surface barrier
    • H01L31/03529Shape of the potential jump barrier or surface barrier
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/18Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
    • H01L31/1804Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof comprising only elements of Group IV of the Periodic Table
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/18Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
    • H01L31/1892Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof methods involving the use of temporary, removable substrates
    • H01L31/1896Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof methods involving the use of temporary, removable substrates for thin-film semiconductors
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02PCLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50Manufacturing or production processes characterised by the final manufactured product

Definitions

  • Patent Application No. 12/473,811 "SUBSTRATE RELEASE METHODS AND APPARATUSES" by David Wang and filed on May 28, 2009, which is incorporated herein by reference in its entirety and made part of the present U.S. Utility Patent Application for all purposes.
  • Patent Application No. 11/868,489 "METHODS FOR MANUFACTURING THREE- DIMENSIONAL THIN-FILM SOLAR CELLS", (U.S. Patent Pub. No. 2008/0264477A1) by Mehrdad Moslehi and filed on October 6, 2007, which is incorporated herein by reference in its entirety and made part of the present U.S. Utility Patent Application for all purposes. [003] This application also claims the benefit of provisional patent application
  • This disclosure relates in general to the field of semiconductors and photovoltaics, and more particularly to methods and apparatuses for releasing a thin-film silicon substrate (TFSS) from a reusable crystalline silicon template.
  • TFSS thin-film silicon substrate
  • PV Photovoltaics
  • solar cells are an attractive solution to the current energy crisis because of the abundant supply of light, environmental friendliness, and scalability.
  • current limitations stemming from production and manufacturing methods, limited efficiencies, and a lack of infrastructure limit solar cell use.
  • TFSS thin film silicon substrate
  • a porous silicon layer is formed on a 3-D crystalline silicon template.
  • a variety of methods may be used to form the porous silicon layer, including anodic etching of monocrystalline silicon.
  • a thin film silicon substrate having reverse features from those of the substrate, is formed on the porous silicon layer. Selectively etching the porous silicon layer from the surfaces of the non-porous silicon layers (template and thin-film substrate) releases the non- porous silicon layers from each other.
  • the disclosed subject matter presents methods to enhance the etching of porous silicon, while minimizing damage to the thin film silicon substrate and reusable silicon template.
  • One embodiment provides a method and apparatus for degassing an etchant prior to or during etching.
  • Another embodiment provides a method and apparatus for using a vacuum chamber to eliminate trench-clogging bubbles during etching.
  • One embodiment presents a method and apparatus for ultrasonically and megasonically streaming an etchant into the 3-D features of the porous silicon layer.
  • Yet another embodiment provides a method and apparatus for acoustically streaming an etchant to the porous silicon layer.
  • Yet another embodiment provides a method for mechanically delaminating a high porosity silicon layer using ultrasonic energy.
  • the disclosed subject matter provides several etch chemistries designed to selectively etch the porous silicon layer, while leaving the thin film silicon substrate and crystalline silicon template largely intact.
  • Etch chemistries include TAMH and ammonium persulfate crystalline additive solution as well as a KOH solution.
  • FIGURE 1 shows an embodiment of a basic process flow for separating a 3-D
  • FIGUREs 2 through 6 show an illustrative examples of the basic process flow for separating a 3-D TFSS substrate from a 3-D crystalline silicon template described in FIGURE 1;
  • FIGUREs 7 through 9 show an illustrative example of selectively etching a middle porous silicon layer;
  • FIGURE 10 illustrates an embodiment for separating a 3-D TFSS and template by selectively etching a middle porous silicon layer by degassing the etchant prior to use;
  • FIGURE 11 illustrates an embodiment for separating a 3-D TFSS and template by selectively etching a middle porous silicon layer in a vacuum chamber;
  • FIGURE 12 is graph illustrating the results of an etching process conducted with no megasonic streaming;
  • FIGURE 13 is graph illustrating the results of an etching process conducted with megasonic streaming;
  • FIGURE 14 illustrates an embodiment for separating a 3-D TFSS and template by selectively etching a middle porous silicon layer through the use of multi-directional acoustic streaming;
  • FIGURE 15 also illustrates an embodiment for separating a 3-D TFSS and template by selectively etching a middle porous silicon layer through the use of multi-directional acoustic streaming;
  • FIGUREs 16 and 17 show alternative embodiments of a process flows for fabrication of self-supporting hexagonal prism 3-D TFSS substrates including rear base layers (single-aperture TFSS substrates with single-aperture unit cells);
  • FIGURE 18 shows an embodiment of a process flow for fabrication of self- supporting hexagonal prism 3-D TFSS substrates using layer release processing
  • FIGURES 19 through 23 illustrate Y-Y cross-sectional views of a template with within-wafer trenches and no dielectrics on the template frontside, as it goes through the key process steps to fabricate a hexagonal prism 3-D TFSS substrate (single-aperture TFSS substrate) with a rear base layer
  • FIGURES 24A through 26B show Y-Y cross-sectional views of a unit cell within an embodiment of a single-aperture hexagonal-prism 3-D TFSS substrate including a rear base layer;
  • FIGURE 27 shows a view of an embodiment of a template including hexagonal prism posts;
  • FIGURE 28 shows a 3-D cross-sectional view of an embodiment of a single- aperture hexagonal-prism 3-D TFSS substrate (i.e., TFSS substrate with an integral base layer), including the substrate rear monolithically (integrally) connected to a substantially flat planar thin semiconductor film;
  • FIGURE 29 shows multiple adjacent hexagonal-prism unit cells, after completion of the TFSS fabrication process and after mounting the cell rear base side onto a rear mirror; and
  • FIGUREs 3OA and 3OB show 3-D views of a single unit cell in a dual-aperture hexagonal-prism 3-D TFSS substrate, before and after self-aligned base and emitter contact metallization, respectively.
  • 3-D TFSS substrate designs and technologies of the current disclosure are based on the use of a three-dimensional, self-supporting, semiconductor thin film, deposited on and released from a reusable crystalline (embodiments include, but are not limited to, monocrystalline or multicrystalline silicon) semiconductor template, and methods for separating a reusable crystalline semiconductor template and 3-D TFSS substrate.
  • a preferred semiconductor material for the 3-D TFSS is crystalline silicon (c-Si), although other semiconductor materials may also be used.
  • One embodiment uses monocrystalline silicon as the thin film semiconductor material.
  • multicrystalline silicon polycrystalline silicon, microcrystalline silicon, amorphous silicon, porous silicon, and/or a combination thereof.
  • the designs here are also applicable to other semiconductor materials including but not limited to germanium, silicon germanium, silicon carbide, a crystalline compound semiconductor, or a combination thereof. Additional applications include copper indium gallium selenide (CIGS) and cadmium telluride semiconductor thin films.
  • CGS copper indium gallium selenide
  • separation methods disclosed are intended to release a 3-D TFSS substrate from reusable crystalline silicon template through the use of a middle porous silicon layer. In particular, these methods selectively etch porous silicon layer without damaging either the 3-D TFSS or reusable crystalline template.
  • a final lift-off or cleaning step may be applied to both the 3-D TFSS and reusable crystalline silicon template to diminish porous silicon residue on these layers.
  • the separation methods of the present disclosure selectively etch a middle porous silicon layer to separate a 3-D TFSS substrate and a reusable crystalline silicon template, they may be used to separate any two layers, 3-D or planar, separated by a porous middle layer.
  • the template may be planar or comprise any combination of 3-D features.
  • etching a porous semiconductor layer refers to etching the porous semiconductor layer which releases the non-porous semiconductor layers (template and thin-film substrate)from each other.
  • a silicon TFSS substrate and template may be jointly referred to as "non-porous silicon layers" herein.
  • the present disclosure relates to substrate processing methods and apparatuses.
  • FIGURE 1 shows process flow 10 which presents an embodiment of the overall process flow of the present disclosure.
  • Process flow 10 may be used to process one or more wafers at a time depending on cost, time, quality, and complexity considerations.
  • the process of the present disclosure begins with step 70, wherein a reusable crystalline silicon template is supplied. The present disclosure does not concern itself with the formation of the template.
  • Porous silicon formation step 14 results in a porous silicon layer as described heretofore.
  • Step 14 of FIGURE 1 involves forming a thin porous silicon sacrificial layer on template deep trenches (trench sidewalls and bottoms) using electrochemical hydrofluoric HF etching (also known as electrochemical anodization of silicon).
  • the porous silicon has an 80% porosity.
  • the porous silicon layer may be formed by one of two primary techniques as follows: (i) deposit a thin conformal crystalline silicon layer (in one embodiment, a p-type boron-doped silicon layer in the range of 0.2 to 2 microns) on an n-type template substrate, using silicon epitaxy, followed by conversion of the p-type epitaxial layer to porous silicon using electrochemical HF etching; or (ii) convert a thin layer of the template substrate (in one embodiment, a p-type template) to porous silicon (in one embodiment, in the thickness range of 0.01 to 1 micron).
  • the sacrificial porous silicon formed by one of these two techniques also serves as a seed layer for subsequent epitaxial silicon deposition of step 16.
  • TFSS layer formation step 16 involves performing a hydrogen bake (at 950° to
  • the layer is p- type, boron-doped and has a thickness between 1 and 30 microns.
  • Selective etching step 18 may comprise an immersion process wherein an etchant selectively etches the porous silicon layer.
  • the immersion process may comprise immersing either a single wafer in an etchant, or a batch immersion process wherein a number of wafers are immersed in an etchant.
  • a batch immersion process which increases the production rate of released TFSS, is preferable to immersing a single wafer.
  • An optional lift off step may then completely separate the TFSS and template after the porous silicon layer is etched in selective etching step 18.
  • Etching step 18 in FIGURE 1 constitutes a change from conventional etching methods which only etch surface layers to form 3-D features on a substrate.
  • Step 18 aims to selectively etch a middle layer (the porous silicon layer) thereby separating, without damaging, the two nonporous silicon layers to form a thin-film silicon substrate comprising 3-D features and a reusable silicon template.
  • Cleaning step 20 may then involve an optional cleaning step which removes porous silicon residue created on the TFSS substrate and the template by release step 18. Further, step 20 may be combined with step 18 to reduce processing time, cost, and complexity. Thus, process flow 10 produces an undamaged TFSS substrate and minimizes damage to the template. [049] FIGUREs 2 through 6 provide illustrative examples of process flow 10 shown in
  • FIGURE 1 corresponds to step 12 of FIGURE 1 and shows reusable crystalline silicon template 30.
  • Template 30 comprises base 36, sidewalls 34, and 3-D features 32.
  • the etching process of the current disclosure minimizes damage to reusable crystalline silicon template 30.
  • FIGURE 3, corresponding to step 14 of FIGURE 1, shows porous silicon layer 40 formed conformal to template 30.
  • a deposition step followed by an anodic etching step forms conformal porous Si layer 40 on template 30.
  • FIGURE 4 illustrates TFSS 50 of step 16 of FIGURE 1.
  • TFSS thin-film silicon substrate
  • TFSS 50 comprises reverse 3-D features 54 of template 30, and may also, but not necessarily comprise base 52.
  • FIGURE 5 corresponds to step 18 of FIGURE 1.
  • a transport medium such as a vacuum or electrostatic chuck, places the wafer of FIGURE 4 in an etchant to begin the selective etching process of porous silicon layer 40 in order to separate template 30 and TFSS 50.
  • the selective etching methods of the present disclosure are used selectively etch porous silicon layer 40, while mitigating damage to non-porous layers 30 and 50.
  • FIGURE 6 corresponds to step 20 of FIGURE 1 and illustrates the end products: released, undamaged TFSS substrate 50 and template 30, that result from step 20 of FIGURE 1. Optional cleaning steps make template 30 ready for a subsequent TFSS formation cycle.
  • Current etching processes damage non-porous Si layers 30 (template) and 50
  • TFSS TFSS
  • TFSS reusable template
  • a solar cell formed from a degraded TFSS will have unfavorable performance characteristics.
  • etching processes which do not etch porous silicon preferentially are poorly suited as release methods on a reusable template.
  • a solution lies in selectively etching porous Si layers with proper etch chemistries and methods.
  • etch rates are a strong consideration for any semiconductor or photovoltaic manufacturing process. Large overhead expenses, for equipment and facility costs, necessitate the need for large production volumes. economies-of-scale dictate the need for either both speedy and cost-efficient etching process to reduce bottle necks that could reduce solar cell output.
  • the thickness of porous silicon layer 40 (FIGURE 3) is in the range of 0.1 ⁇ m to 10 ⁇ m.
  • the porosity of porous silicon layer 40 is in the range of 20% to 80%.
  • Base 36 (FIGURE 2) of TFSS 30 is preferred to be in a square or rectangle shapes with its lateral size in the range of 10 mm to 200 mm.
  • FIGUREs 7 through 9 show a selective etching step in accordance with the disclosed subject matter.
  • a transport medium places wafer 60 comprising TFSS 90, porous silicon layer 80, and reusable template 70 in an etchant.
  • wafer 60 is submersed in chamber holding etchant 92 in order to allow the etchant to access porous silicon layer 80 and separate reusable template 70 and TFSS 90.
  • the resulting etching reaction is illustrated in FIGURE 8 and corresponds to etching step 18 in FIGURE 1.
  • Etchant 92 selectively etches porous silicon layer 80 from at least the non-porous silicon layer surface 62 of TFSS 90 and the non-porous silicon layer surface 64 of template 70.
  • the etchant must diffuse into trench areas 66 without the interference of bubbles 68.
  • a transport medium removes released TFSS 90 and reusable template 70 from the etchant as shown in FIGURE 9.
  • the selective wet etching surface damage to non-porous silicon surface layers 62 and 64 is minimized and TFSS 90 is now ready for further processing and reusable template 70 may be cleaned and conditioned for use in subsequent thin-film silicon substrate manufacturing.
  • the disclosed subject matter aims to increase the etching of the porous silicon layer and/or decrease the etching of non-porous silicon layers.
  • an overall aim is to decrease etching time while maintaining selectivity.
  • the methods and apparatuses disclosed may be used separately or in combination to release a TFSS and a template adjoined by a sacrificial porous silicon layer.
  • etch chemistries are herein disclosed.
  • Table 1 illustrates the effect of different etch chemistries and trench openings on porous silicon and monocrystalline silicon etch rates. This experiment was carried out on low resistivity p-type 200 mm wafers. First, a porous silicon layer about 5 ⁇ m thick was formed. The porous silicon layer was formed by the anodic etching of a silicon wafer in a mixture of HF, IPA and DI water at a current density of 17 mA/cm 2 . The wafers were then deposited with a 15 ⁇ m thick blanket epi layer which was later subjected to DRIE to create the trench openings which allowed the etchant access to the porous silicon layer.
  • Column (1) represent the trial number
  • column (2) represents etch chemistry
  • column (3) represents the hydrofluoric acid (HF) treatment time of porous Si
  • column (4) represents the trench opening created between the porous Si and non-porous Si layers.
  • Columns (5) through (6) represent statistical data, mean and standard deviation, relating to etch rate.
  • Columns (7) through (9) represent the etch rate of porous Si, bulk Si (non-porous), and etch selectivity.
  • Runs 1 to 5 present data collected for each etch chemistry and trench opening (2, 5, and 20 urn).
  • TMAH ammonium persulfate crystalline additive etching chemistry boasted the highest selectivity and fastest etch rate.
  • potassium hydroxide (KOH) etching chemistries may also meet specifications through embodiments of the present disclosure.
  • KOH potassium hydroxide
  • a potassium hydroxide (KOH) solution with various additives is used. These additives may include, but are not limited to, hydrofluoric acid, isopropyl alcohol (IPA), and surfactants (including (Ci 4 H 22 O(C 2 H 4 O) n ) - known as Triton X- 100TM).
  • the KOH -IPA solution showed a high porous Si etch rate, but extensive capital expenditure is needed when processing flammable solvents.
  • the KOH solution doped with HF showed a high selectivity but exhibited the slowest etch rate on porous Si. This is possibly due to the neutralization effects of the weak acid to the alkaline solution and the role of the fluoride in the system for etching silicon was not fully realized.
  • TMAH with an ammonium persulfate crystalline additive may be used as an etchant.
  • TMAH etches porous silicon selectively, but it also etches porous silicon slowly.
  • An ammonium persulfate crystalline additive increases TMAH etch rate while also maintaining selectivity.
  • An exemplary feature of the TMAH chemistry is that there is a competing hydrolysis reaction in the system and oxidation reaction at the surface of the silicon. It is a very slow reaction that is driven into completion by temperature and bath age in an alkaline medium. This results in the formation of a passive oxide layer at the silicon surface. A passive oxide layer at the silicon surface is desirable since selectivity is increased.
  • Etch selectivity increases because TMAH is a poor etchant for SiO 2 .
  • SiO 2 protects bulk silicon from being etched.
  • the etching reaction is explained in the following formulas: [071] (S2O8)2- + H2O ⁇ H2O2 + (HSO4)-
  • FIGURE 10 presents an embodiment of a wet etching step designed to improve the etching release step 18 of FIGURE 1.
  • a degassing apparatus removes bubbles 102 from etchant 100 housed in etching chamber 104 prior to wafer loading.
  • a reduction in bubbles 102 prior to etching is desirable because bubbles are formed in etch chemistry 200 during the selective etching of the porous silicon layer.
  • Reduction of bubbles 102 in etchant 100 prior to etching increases etchant 100 diffusion into trenches during etching.
  • An increase in etchant 100 diffusion produces a decrease in etch time of porous silicon.
  • FIGURE 11 presents another embodiment of a wet etching step of the present disclosure.
  • the selective etching of the wafer takes place in vacuum chamber 214, which enhances etching of porous silicon layer 116 to separate template 114 and TFSS 118.
  • Etching porous silicon layer 116 in vacuum chamber 122 accelerates the movement, breakup, and release of bubbles 112 formed on trench walls. This results in increased etchant 110 diffusion and decreased etch times.
  • FIGURE 11 shows etchant 110 selectively etching porous silicon layer 116 in etching chamber 120.
  • Vacuum chamber 122 removes trench clogging bubbles 112 as they are formed.
  • a clear trench path, such as that shown in trench 124, is created between porous silicon layer 116 and template 114.
  • FIGURE 10 shows bubbles formed pre-etch, as bubbles 102, which are removed from etchant 100 by a degassing apparatus.
  • the degassing apparatus may be, but is not limited to, a degassing unit or a degassing hydrophobic membrane.
  • FIGURE 11 shows template 114, porous silicon layer 116, and template 118 in etchant 110 in etching chamber 200.
  • the etching chamber is housed inside vacuum chamber 122.
  • Trench clogging bubbles shown as bubbles 112
  • bubbles 112 created as a result of the etching reaction are removed, dislodged, or broken up by vacuum forces imposed by vacuum chamber 122.
  • Etchant 110 reaches the 3-D features/trenches of template 114 due to the reduction of bubbles and the releasing process is sped up.
  • etchant is streamed towards the TFSS, template and porous Si layer thereby increasing the flow rate while also breaking or fragmenting bubbles caused by the etching reaction.
  • DI de-ionized
  • Vibrations in the crystal lattice form low pressure and high pressure regions in a liquid resulting in bubble formation and increased flow rate of the etchant.
  • Bubbles formed by the megasonic or ultrasonic energy remove particulate matter, on the surface of a substrate, by breaking. Bubbles formed by megasonic and ultrasonic energy break on the substrate surface thereby dislodging particulate matter. Ultrasonic cleaning has been report to remove particulate matter as small as .1 ⁇ m from a substrate.
  • megasonic and ultrasonic energies increase etchant diffusion into trenches by increasing etchant flow rate. Bubbles formed as a result of megasonic energy are broken by periodic pulsing of ultrasonic energy.
  • FIGURES 12 is graph displaying the relationship of etch rate and selectivity over temperature for a particular KOH solution conducted with NO megasonic streaming.
  • Y-axis 146 represents etch rate
  • y-axis 148 represents selectivity
  • x-axis 150 represents temperature.
  • X- axis 150 characterizes etchant temperatures between 0 0 C and 60 ° C.
  • Y-axis 146 characterizes porous silicon etch rate in the range between 0 ⁇ m/min and 25 ⁇ m/min.
  • Y-axis 148 characterizes selectivity of porous silicon and bulk silicon in a range of 0 to 12,000.
  • Line 142 illustrates the relationship between etch rate, y-axis 146, and temperature, x-axis 150.
  • Line 140 illustrates the relationship between selectivity, y-axis 148, and temperature, x-axis 150.
  • Intersection 144 shows where the etch rate of the KOH chemistry meets a prescribed etch rate metric of 10 ⁇ m/min on line 142.
  • the graph of FIGURE 12 represents the result of an etch experiment conducted with NO megasonic streaming.
  • etch rates 142 with no megasonic streaming fall below the prescribed metric of 10 ⁇ m/min until the etchant is heated to approximately 20° C, shown on FIGURE 12 as intersection 144.
  • line 140 illustrates that at temperatures above 20° C, selectivity falls well below the prescribed selectivity standard of 10,000.
  • FIGURES 13 is graph displaying the relationship of etch rate and selectivity over temperature for a particular KOH solution conducted with megasonic streaming.
  • Y-axis 166 represents etch rate
  • y-axis 168 represents selectivity
  • x-axis 170 represents temperature.
  • X- axis 170 characterizes etch chemistry temperatures between 0° C and 60° C.
  • Y-axis 166 characterizes porous silicon etch rate in the range between 0 ⁇ m/min and 120 ⁇ m/min.
  • Y-axis 168 characterizes selectivity between porous silicon and bulk silicon in a range of 0 to 10,000.
  • Line 160 illustrates the relationship between etch rate, y-axis 166, and temperature, x-axis 170.
  • Line 164 illustrates the relationship between selectivity, y-axis 168, and temperature, x-axis 170.
  • the graph FIGURE 13 represents the result of an etch experiment conducted with megasonic streaming of 450 Watts at 750 KHz.
  • the etch rate of porous silicon falls within the prescribed metrics of etch rate (10 ⁇ m/min) and selectivity (10,000) for all temperatures represented on line 160.
  • Line 162 shows that selectivity is still below the prescribed metric of 10,000, and temperatures between 10° C and 20° C provide adequate selectivity (at 10° C selectivity is 9,494 and at 20° C selectivity is 6,912).
  • High etch rates (120 ⁇ m/min - 60 ⁇ m/min) for porous silicon reduce the amount of etch time and damage done to non-porous silicon layers.
  • FIGURE 14 illustrates another embodiment of the selective etching methods of the present disclosure.
  • Wafer 180 is submerged in etchant 182 in etching chamber 184.
  • Transducer 186 creates low frequency acoustic waves 188 and transducer 190 creates high frequency acoustic waves 192.
  • Acoustic waves 188 and 192 agitate etchant 182 and are directed towards wafer 180. The resulting etching process selectively etches the porous silicon layer of wafer 180.
  • acoustic wave frequencies shown as low frequency acoustic waves 188 and high frequency acoustic waves 192, mitigate wave cancellation effects and allow enhanced bubble shearing.
  • Acoustic streaming contrasting the ultrasonic and megasonic streaming described heretofore, employs shear forces to completely destroy a bubble. That is, rather than fragment a large bubble into smaller bubbles, as may occur in ultrasonic and megasonic streaming, bubbles are completely destroyed.
  • FIGURE 15 presents another view of the release of a TFSS from a reusable template by selective etching using acoustic streaming.
  • TFSS 200, porous silicon layer 202, and reusable template 204 have been separated by the selective etching of etchant 206 in etching chamber 208.
  • Transducer 210 creates low frequency acoustic waves 212 and transducer 214 creates high frequency acoustic waves 216.
  • Acoustic waves 212 and 216 agitate etchant 206 and are directed towards middle porous silicon layer 202 resulting in the release of TFSS 200 from reusable template 204.
  • a mechanical delaminating process is used to release the TFSS and template from the porous Si layer.
  • the porous silicon bi- layer of the present may comprise a layer of 70%-80% porosity, followed by a lower porosity layer.
  • a porous silicon bi-layer is used and high porosity silicon layer is mechanically delaminated using low frequency ultrasonic energy.
  • the TFSS is formed on top of the porous silicon bi-layer. Selective etching of the porous silicon layer is performed using a low frequency ultrasonic energy. The wafer is submerged in etchant and the ultrasonic energy fractures the high porosity silicon layer allowing faster diffusion of etchant into the trenches and 3-D features of the template.
  • the porous silicon layer may comprise, for example, a first thin porous silicon layer on top and first formed from the bulk silicon of the silicon wafer template.
  • the first thin layer has a low porosity of 15% ⁇ 30%.
  • a second thin porous silicon layer is directly grown from the bulk silicon of wafer template and is underneath the first thin layer of porous silicon.
  • the 2 n thin porous silicon layer has a high porosity in the range of 60% ⁇ 85%.
  • the top low porosity layer is used as a seed layer for high quality epitaxial silicon growth (for the formation of the epitaxial silicon layer forming the TFSS) and the underneath high porosity silicon layer is used for easier release of the epitaxial silicon layer forming the TFSS.
  • the wafer is baked in a high temperature hydrogen environment within the epitaxial silicon deposition reactor.
  • the present disclosure enables high-volume production of 3-D TFSS trough the use of a re-usable template.
  • a sacrificial porous silicon layer is formed on a 3-D TFSS template conformal to the features of the template.
  • an epitaxial growth step forms a 3-D TFSS on the porous silicon layer.
  • the porous is silicon layer is then etched releasing the 3-D TFSS from the template. The process occurs while producing minimal damage to the template and substrate.
  • a selective etching process selectively etches the porous silicon layer to reduce damage to the 3-D TFSS and template.
  • FIGUREs 16 through 3OB present an illustrative method and apparatus of a thin-film solar cell suitable for the disclosed methods and devices for separation.
  • FIGUREs 16 through 3OB pertain to co-pending U.S. patent application serial no. 11/868,489, entitled “METHODS FOR MANUFACTURING THREE- DIMENSIONAL THIN-FILM SOLAR CELLS,” (the '"489 application”) having common inventors with the present disclosure and which is here expressly incorporated by reference.
  • FIGURES 16 and 17 show two different process flow embodiments for fabricating hexagonal-prism dual-aperture 3-D TFSS substrates with rear base layers using a suitable template.
  • FIGURE 16 depicts an embodiment of a process flow 370 using layer release processing. This flow is based on the use of Ge x Si 1-x sacrificial layer deposition and blanket or selective in-situ-doped epitaxial silicon deposition.
  • the resulting hexagonal-prism unit cells have open apertures on prism top and are terminated at the rear with a rear base layer (in one embodiment, a relatively flat thin silicon layer).
  • a patterned honeycomb-prism template is provided. This template has already been processed to form an embedded array of trenches along with shallower/wider trenches (or trench shoulders) stacked on top of narrower/deeper trenches. There is no dielectric layer on the template frontside, and there is a patterned oxide and/or nitride dielectric layer (or stack) with openings left on the template backside.
  • a multi-layer blanket epitaxy is performed in an epitaxial reactor, including the following in-situ process steps.
  • H 2 bake or GeH 4 /H 2 bake is used for in-situ surface cleaning.
  • a thin Ge x Si 1-x epitaxial layer is deposited (in one embodiment, on the top only). In one embodiment, this layer is between 10 and 1000 nanometers.
  • a doped silicon epitaxial layer is deposited on the top only. In one embodiment, this layer is p-type, boron-doped and between 1 and 30 microns thick.
  • the in-situ doping (boron doping) profile may be flat or graded. In case of grading, boron doping concentration is gradually increased during the deposition of the silicon epitaxial layer, with a lower concentration at the beginning and a higher concentration towards the end of the epitaxial growth process.
  • This graded base doping may provide a field-assisted drift component for efficient collection of photo-generated carriers, substantially reducing the impact of recombination losses. It also reduces base sheet resistance and ohmic losses.
  • the silicon epitaxial layer thickness is set such that the deep trenches are fully filled with silicon while the shallow (wider) trenches (top trench shoulders) receive epitaxy on their sidewalls and their central regions are left with self-aligned shallow hexagonal troughs.
  • the 3-D TFSS substrate is released. A highly selective isotropic wet or dry etch of Ge x Sii_ x is performed, with very high selectivity with respect to silicon.
  • a mixture of hydrofluoric acid, nitric acid and acetic acid (HNA) is used to selectively etch the Ge x Sii_ x layer.
  • HNA acetic acid
  • a mixture of ammonia, peroxide, and water NH 4 OH + H 2 O 2 + H 2 O
  • the wet etchant selectively removes the sacrificial Ge x Sii_ x layer by reaching the sacrificial layer through the template backside dielectric openings. This process releases the hexagonal prism 3-D TFSS substrate, which may then be used for subsequent 3-D TFSS fabrication.
  • the 3-D TFSS substrate may be released by the methods of the present disclosure.
  • the template backside openings may be formed directly in silicon backside without a need for the backside dielectric.
  • the sacrificial Ge x Sii_ x layer may be replaced by forming porous Ge x Sii_ x layer or porous silicon layer.
  • FIGURE 17 depicts an embodiment of a process flow 380 for fabrication of self- supporting hexagonal-prism single-aperture 3-D thin-film polysilicon or amorphous silicon TFSS substrates with rear base layers made of polysilicon or amorphous silicon using layer release processing, without the use of epitaxial silicon processing.
  • the amorphous silicon or polysilicon layer may be optionally crystallized using laser crystallization as part of the flow.
  • This process flow uses a dielectric sacrificial layer such as SiO 2 (deposited using LPCVD or thermally grown) in conjunction with conformal amorphous silicon or polysilicon deposition for the silicon absorber layer.
  • Step 382 (providing a substrate) corresponds to step 372 in FIGURE 16.
  • Step 384 involves depositing a conformal sacrificial layer (or a layer stack).
  • a thin layer of a sacrificial material is deposited by conformal layer formation (LPCVD or thermal oxidation).
  • the sacrificial material is SiO 2 , with a thickness of between 50 and 2000 nanometers.
  • This sacrificial oxide layer conformally covers the hexagonal-prism trench walls and the template frontside.
  • step 384 also includes depositing a thin nitride layer by LPCVD. In one embodiment, this nitride layer is Si 3 N 4 , with a thickness between 100 and 1000 nanometers.
  • the sacrificial layer may be made of porous silicon instead of oxide and/or nitride.
  • Step 386 involves deposition of a blanket silicon layer using conformal deposition.
  • this blanket silicon layer may be amorphous silicon or polysilicon, p-type in-situ doped with boron, having a thickness between 1 and 30 microns. Note that the silicon thickness is set such that the deep trenches are fully filled with silicon while the shallow (wider) near-surface trenches receive silicon on sidewalls, and their central regions are left with self-aligned relatively shallow hexagonal troughs or trenches.
  • Step 388 involves depositing an optional thin silicon nitride dielectric layer on top by LPCVD or PECVD to serve as a protective cap for silicon layer. In one embodiment, this layer is between 100 and 1000 nanometers.
  • Step 390 involves 3-D TFSS substrate release. In one embodiment and when using a silicon dioxide sacrificial layer, hydrofluoric acid (HF) is used to etch the oxide sacrificial layer.
  • HF hydrofluoric acid
  • a mixture of ammonia, peroxide, and water (NH 4 OH + H 2 O 2 + H 2 O) or a mixture of hydrogen peroxide and hydrofluoric acid (H 2 O 2 + HF) or a suitable composition of tri-methyl-ammonium- hydroxide (TMAH) may be used.
  • TMAH tri-methyl-ammonium- hydroxide
  • the etch composition and temperature may be adjusted to achieve maximum etch selectivity for porous silicon with respect to silicon. This process releases the hexagonal-prism 3-D TFSS substrate.
  • the wet etchant selectively removes the sacrificial Ge x Sii_ x layer (or porous silicon sacrificial layer) by reaching the sacrificial layer through the template backside dielectric openings (note that backside openings may be formed directly in the template substrate backside without using any dielectric on the template backside).
  • the 3-D TFSS substrate may be released by the methods of the present disclosure. This process releases the hexagonal-prism 3-D TFSS substrate from the template.
  • An optional step 392 involves laser crystallization of the released 3-D thin- film amorphous silicon or polysilicon substrate to form a large-grain polysilicon microstructure.
  • the silicon nitride layer surrounding silicon serves as protective cap.
  • FIGURE 18 shows an embodiment of a process flow 400 for fabrication of self- supporting (free standing) hexagonal -prism 3-D TFSS substrates using layer release processing. This process flow results in dual-aperture hexagonal-prism 3-D TFSS substrates with hexagonal prisms with open apertures formed on both the top and rear (there is no rear base layer).
  • step 402 a patterned hexagonal-prism (or another prism array) template is provided. This template has already been processed to form an embedded array of deep hexagonal-prism trenches.
  • a patterned dielectric (oxide and/or nitride) hard mask on the template top and rear surfaces.
  • Step 404 involves a multi-layer blanket epitaxial semiconductor deposition in an epitaxial growth reactor.
  • Step 404 first involves an H 2 or GeH 4 ZH 2 in-situ bake cleaning, which is performed after a standard pre-epitaxial wet clean (the latter if necessary).
  • a thin sacrificial epitaxial layer is deposited on the frontside only.
  • Ge x Sii_ x is used for the sacrificial epitaxial layer and is between 10 and 2000 nanometers (in another embodiment a layer of porous silicon is directly deposited for the sacrificial layer).
  • a doped monocrystalline silicon epitaxial layer is deposited (in one embodiment, on the frontside only).
  • the layer is p-type, boron-doped and has a thickness between 1 and 30 microns.
  • Step 406 involves selective silicon etch to selectively strip the top silicon layer, stopping on the sacrificial layer.
  • the top silicon layer is removed using a selective (wet or dry) silicon etch process until the top Ge x Sii_ ⁇ epitaxial layer (or porous silicon) or oxide/nitride hard mask is exposed.
  • a plasma (dry) etch process one embodiment uses optical end-point detection to ensure complete removal of the top silicon layer and exposure of the top sacrificial (Ge x Si 1-x or porous silicon) layer.
  • Step 1908 involves 3-D TFSS substrate release using a selective etchant to etch the sacrificial layer.
  • a highly selective isotropic (in one embodiment, wet) etch of Ge x Sii_ x is performed, with very high selectivity with respect to silicon (in one embodiment, with etch selectivity much better than 100: 1).
  • a mixture of hydrofluoric acid, nitric acid and acetic acid (HNA) is used to etch the sacrificial Ge x Si 1-x layer (etchants such as H 2 O 2 + H 2 O or TMAH may be used to selectively etch porous silicon).
  • FIGURE 19 shows a view 410 after deposition of the thin ⁇ e.g. , 200 to 2000 nanometers thick) sacrificial layer 418 (epitaxial Ge x Sii_ x or porous silicon or another suitable material) and the in-situ-doped (boron-doped for p-type base) epitaxial silicon layer 420.
  • the epitaxial silicon deposition process fills the trenches (void-free trench fill) while leaving relatively shallow troughs (trenches 422) near the top. This may be done by stopping the epitaxial deposition process after the deeper/narrower trenches are fully filled with epitaxial silicon and before filling of the wider/shallower trenches on the template frontside (thus, forming the shallower troughs with height (L) 412 and width (W m ) 414 in conjunction with the top epitaxial silicon layer of thickness (W f ) 416.
  • FIGURE 20 shows a view 430 of the template in FIGURE 19 after highly selective etching of the sacrificial layer 418, thus allowing for release and removal of the 3-D TFSS substrate 420 from the template.
  • the porous silicon layer may also be selectively etched using the methods of the present disclosure.
  • FIGURES 21 and 23 illustrate Y-Y cross-sectional views 440 and 480 of the released substrate 420 from FIGURE 20.
  • the released substrate 420 has a base side 442, an emitter side 444.
  • the substrate 420 has dimensions of T st (silicon sidewall thickness near the base side of the hexagonal-prism vertical sidewalls), T Sb (silicon sidewall thickness near the emitter side of the hexagonal-prism vertical sidewalls), hexagonal-prism height 450, and tapered hexagonal-prism TFSS substrate sidewalls 452.
  • T st silicon sidewall thickness near the base side of the hexagonal-prism vertical sidewalls
  • T Sb silicon sidewall thickness near the emitter side of the hexagonal-prism vertical sidewalls
  • hexagonal-prism height 450 hexagonal-prism height
  • the base side 442 is shown on the top and the emitter side 444 is shown on the bottom (TFSS substrate as released from
  • FIGURE 23 shows a Y-Y cross-sectional view 480 of the template shown in FIGURE 21 after releasing and separating/removing the embedded hexagonal-prism single-aperture 3-D TFSS substrate with a rear base layer. Template 480 is ready for multiple reuse cycles.
  • FIGURE 24A shows a Y-Y cross-sectional view 510 of a unit cell within a single-aperture hexagonal-prism 3-D TFSS substrate with a rear base layer (released and removed from its template) before cell fabrication.
  • the hexagonal-prism sidewalls are in-situ-doped with boron to form the base region at the time of 3-D TFSS substrate fabrication.
  • the sidewalls are doped with boron (in one embodiment, at the time of silicon deposition into the template), either uniformly or in a graded profile, more lightly doped at the prism sidewall surface and more heavily doped towards the sidewall vertical center axis.
  • the hexagonal-prism rear base layer is in-situ-doped at the time of 3-D TFSS substrate fabrication.
  • the base layer is doped with boron, either uniformly or in a graded profile, more lightly doped at the rear base layer top surface and more heavily doped towards the rear base layer rear surface, creating a built-in back-surface-field effect in the rear base layer, improving the cell performance.
  • the prism top (emitter side) ridges 512 are used for emitter contact diffusion and metal contact formation and the hexagonal troughs 494 for base contact diffusion and buried metal contact formation.
  • FIGURE 24B shows a Y-Y cross-sectional view 520 of a unit cell within the hexagonal prism 3-D TFSS of this disclosure (using the hexagonal prism 3-D TFSS substrate with a rear base layer as shown in FIGURE 24A) after self-aligned formation of: selective emitter regions 502 (e.g., less heavily-doped with phosphorus, n + selective emitter on the hexagonal prism sidewall surfaces as shown); heavily-doped emitter contact regions 504 with coverage height L e 506 (e.g., more heavily-doped with phosphorus, n ++ doped emitter contact regions on the hexagonal prism top hexagonal ridges as shown); selective base regions 508 on the rear surface of the rear base layer (e.g.
  • the cured solid dopant source layers for emitter 505 and base regions 512 are shown as dark segments on the top hexagonal-prism ridges and within the rear base rear filled trenches (troughs), respectively.
  • FIGURE 25A shows a Y-Y cross-sectional view 520 after the cured n-type and p-type dopant layers have been removed and before the thermal diffusion process.
  • FIGURE 25B shows a Y-Y cross-sectional view 530 after formation of surface passivation and anti- reflection coating (thermal SiO 2 and/or PVD or PECVD SiN x or AlN x ARC) dielectric layers 532. Note L e 534 and cured boron doped glass 536.
  • FIGURE 26A shows a Y-Y cross-sectional view 540 after formation of emitter 542 and base 544 contact metals (silver, aluminum, copper, etc.) by fire-through and/or selective plating.
  • FIGURE 26B shows a Y-Y cross-sectional view 550 after the addition of a detached highly reflective rear specular or diffuse mirror 552 (e.g., silver or aluminum coating on a base interconnect plane on a PCB in the solar module assembly; the mirror may contact the rear base contacts as shown).
  • a detached highly reflective rear specular or diffuse mirror 552 e.g., silver or aluminum coating on a base interconnect plane on a PCB in the solar module assembly; the mirror may contact the rear base contacts as shown.
  • FIGURE 27 shows a view 560 of a template with hexagonal-prism posts (pillars)
  • a hexagonal-prism 3-D TFSS substrate (not shown) is fabricated by first forming a suitable relatively conformal thin sacrificial layer (in one embodiment, porous silicon) on the template, then filling in the relatively deep trenches 564 between hexagonal-prism posts 562, and subsequently releasing the hexagonal prism 3-D TFSS substrate by selectively etching or fracturing the sacrificial layer (not shown) deposited between the hexagonal-prism 3-D TFSS substrate and the template.
  • the template has deep interconnected hexagonal- prism trenches with slightly tapered sidewalls (i.e., larger trench widths near the top of the trenched compared to near the bottom of the trenches.
  • the trench widths near the top of the trenches may be made about one to several microns larger than the trench widths near the bottom of the trenches.
  • FIGURE 28 shows a view 570 of a template with hexagonal-prism posts (pillars)
  • a hexagonal-prism 3-D TFSS substrate (not shown) is fabricated by first forming a suitable relatively conformal thin sacrificial layer (in one embodiment, porous silicon) on the template, then filling in the relatively deep trenches 574 between hexagonal-prism posts 572, and subsequently releasing the hexagonal prism 3-D TFSS substrate by selectively etching or fracturing the sacrificial layer (not shown) deposited between the hexagonal-prism 3-D TFSS substrate and the template.
  • the template has deep interconnected hexagonal- prism trenches with slightly tapered sidewalls (i.e., larger trench widths near the top of the trenched compared to near the bottom of the trenches.
  • the trench widths near the top of the trenches may be made about one to several microns larger than the trench widths near the bottom of the trenches.
  • FIGURE 29 shows a 3-D view 580 of multiple adjacent prism unit cells from a regular hexagonal prism TFSS of this disclosure, after cell fabrication, including self-aligned base and emitter contact metallization.
  • the dark region on the top 582 of the unit cell is the self- aligned emitter contact metal; the rear 584 of the unit cell is the self-aligned base contact metal.
  • the prism sidewall surfaces are doped to form the selective emitter junctions (e.g., shallow n + p junctions with a junction depth of 0.2 to 0.5 micron in boron-doped silicon base).
  • FIGURE 3OA shows a quasi 3-D view 590 of a single unit cell from a regular dual-aperture hexagonal-prism TFSS of this disclosure (shown for the cell without a rear base layer), before self-aligned base and emitter contact metallization.
  • the prism sidewall surfaces are doped to form the selective emitter junctions (e.g., n + p junctions in boron-doped silicon base).
  • FIGURE 3OA shows top hexagonal opening 594, which may form the frontside self- aligned emitter metallization contacts 592; and rear (bottom) hexagonal opening 596, which may form the rear selective base self-aligned contacts 594.
  • FIGURE 3OB shows a quasi 3-D view 600 of a single unit cell from a regular hexagonal prism TFSS of this disclosure, after cell fabrication, including self-aligned base and emitter contact metallization.
  • the dark region on the top of the unit cell is the self-aligned emitter contact metal 602; the rear of the unit cell is the self-aligned base contact metal 606.
  • the prism sidewall surfaces are doped to form the selective emitter junctions (e.g., shallow n + p junctions with a junction depth of 0.2 to 0.5 micron in boron-doped silicon base).
  • One embodiment of the present disclosure utilizes a screen printing material having mesh openings less than lOum in diameter.
  • the mesh openings must be smaller than the openings of the micro cavities on the 3-D substrate or capillary forces generated by the micro cavities on the 3-D substrate will pull the liquid coating material in.
  • a continuous flexible thin sheet that has a rough surface may be used as a screen printing material.

Landscapes

  • Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Electromagnetism (AREA)
  • General Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Chemical & Material Sciences (AREA)
  • Weting (AREA)

Abstract

La présente invention concerne des procédés de gravure sélective d'une couche semi-conductrice poreuse pour séparer un substrat semi-conducteur à couche mince (TFSS) doté de caractéristiques planaires ou tridimensionnelles d'un modèle de matériau semi-conducteur correspondant. Le procédé comprend la formation d'une couche semi-conductrice poreuse sacrificielle enrobante sur un modèle. Ensuite, un substrat de silicium à couche mince enrobante est formé sur le dessus de la couche de silicium poreuse. Puis, la couche de silicium poreuse centrale est gravée sélectivement pour séparer le TFSS du modèle de matériau semi-conducteur. Les produits chimiques et les procédés de gravure décrits dans l'invention permettent de réaliser une gravure sélective avec un minimum de dommages pour le TFSS et le modèle.
PCT/US2010/026570 2009-03-06 2010-03-08 Procédé de fabrication d'un substrat à couche mince WO2010102306A1 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
EP10749454.4A EP2404317A4 (fr) 2009-03-06 2010-03-08 Procédé de fabrication d'un substrat à couche mince

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US15822309P 2009-03-06 2009-03-06
US61/158,223 2009-03-06

Publications (1)

Publication Number Publication Date
WO2010102306A1 true WO2010102306A1 (fr) 2010-09-10

Family

ID=42710039

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2010/026570 WO2010102306A1 (fr) 2009-03-06 2010-03-08 Procédé de fabrication d'un substrat à couche mince

Country Status (2)

Country Link
EP (1) EP2404317A4 (fr)
WO (1) WO2010102306A1 (fr)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2015516145A (ja) * 2012-04-02 2015-06-08 ソレクセル、インコーポレイテッド 高効率太陽電池構造体及びその製造方法
CN105489705A (zh) * 2015-12-30 2016-04-13 无锡赛晶太阳能有限公司 一种制造晶硅太阳能电池的刻蚀清洗工艺
US9397250B2 (en) 2006-10-09 2016-07-19 Solexel, Inc. Releasing apparatus for separating a semiconductor substrate from a semiconductor template
US9938139B2 (en) 2013-10-30 2018-04-10 Hewlett-Packard Development Company, L.P. Nonparallel island etching
US10086317B2 (en) 2013-10-30 2018-10-02 Hewlett-Packard Development Company, L.P. Island etched filter passages
CN115001429A (zh) * 2022-08-03 2022-09-02 迈感微电子(上海)有限公司 一种滤波器的制备方法

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6058945A (en) * 1996-05-28 2000-05-09 Canon Kabushiki Kaisha Cleaning methods of porous surface and semiconductor surface
US20060177988A1 (en) * 2004-05-06 2006-08-10 Shea Kevin R Semiconductor fabrication processes
US7309658B2 (en) * 2004-11-22 2007-12-18 Intermolecular, Inc. Molecular self-assembly in substrate processing
US20080210294A1 (en) * 2006-10-09 2008-09-04 Mehrdad Moslehi Solar module structures and assembly methods for pyramidal three-dimensional thin-film solar cells

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6331208B1 (en) * 1998-05-15 2001-12-18 Canon Kabushiki Kaisha Process for producing solar cell, process for producing thin-film semiconductor, process for separating thin-film semiconductor, and process for forming semiconductor
US8129822B2 (en) * 2006-10-09 2012-03-06 Solexel, Inc. Template for three-dimensional thin-film solar cell manufacturing and methods of use

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6058945A (en) * 1996-05-28 2000-05-09 Canon Kabushiki Kaisha Cleaning methods of porous surface and semiconductor surface
US20060177988A1 (en) * 2004-05-06 2006-08-10 Shea Kevin R Semiconductor fabrication processes
US7309658B2 (en) * 2004-11-22 2007-12-18 Intermolecular, Inc. Molecular self-assembly in substrate processing
US20080210294A1 (en) * 2006-10-09 2008-09-04 Mehrdad Moslehi Solar module structures and assembly methods for pyramidal three-dimensional thin-film solar cells

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of EP2404317A4 *

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9397250B2 (en) 2006-10-09 2016-07-19 Solexel, Inc. Releasing apparatus for separating a semiconductor substrate from a semiconductor template
JP2015516145A (ja) * 2012-04-02 2015-06-08 ソレクセル、インコーポレイテッド 高効率太陽電池構造体及びその製造方法
US9938139B2 (en) 2013-10-30 2018-04-10 Hewlett-Packard Development Company, L.P. Nonparallel island etching
US10086317B2 (en) 2013-10-30 2018-10-02 Hewlett-Packard Development Company, L.P. Island etched filter passages
CN105489705A (zh) * 2015-12-30 2016-04-13 无锡赛晶太阳能有限公司 一种制造晶硅太阳能电池的刻蚀清洗工艺
CN115001429A (zh) * 2022-08-03 2022-09-02 迈感微电子(上海)有限公司 一种滤波器的制备方法

Also Published As

Publication number Publication date
EP2404317A4 (fr) 2014-06-11
EP2404317A1 (fr) 2012-01-11

Similar Documents

Publication Publication Date Title
US8293558B2 (en) Method for releasing a thin-film substrate
AU2012238016B2 (en) Thin silicon solar cell and method of manufacture
US8420435B2 (en) Ion implantation fabrication process for thin-film crystalline silicon solar cells
AU734765B2 (en) Process for producing semiconductor substrate
EP1005095B1 (fr) Procede de fabrication du'n element photovoltaique
US8288195B2 (en) Method for fabricating a three-dimensional thin-film semiconductor substrate from a template
US8168465B2 (en) Three-dimensional semiconductor template for making high efficiency thin-film solar cells
US8853521B2 (en) Truncated pyramid structures for see-through solar cells
EP2404317A1 (fr) Procédé de fabrication d'un substrat à couche mince
US20130288418A1 (en) Method for fabricating a three-dimensional thin-film semiconductor substrate from a template
US20110174376A1 (en) Monocrystalline Thin Cell
EP2499674A1 (fr) Structures et procédés pour photopiles tridimensionnelles pyramidales de haute efficacité
EP2329529A1 (fr) Procédé pour fabriquer une pile solaire à l'aide d'une couche de masquage sans piqûre à motif direct
WO1998032164A1 (fr) Procede de production de films pelliculaires de silicium
US20100227432A1 (en) Method for selective under-etching of porous silicon
Van Nieuwenhuysen et al. High quality epitaxial foils, obtained by a porous silicon based layer transfer process, for integration in back contacted solar cells
US20130280887A1 (en) Method For Releasing a Thin-Film Substrate
US20130330871A1 (en) Methods for texturing a semiconductor material
JP3542521B2 (ja) 半導体基体及び太陽電池の製造方法と陽極化成装置
JP3898621B2 (ja) 太陽電池の製造方法
Weber et al. Silicon as a photovoltaic material
GB2502293A (en) A method for manufacturing a back contacted back junction solar cell module
JP2002299672A (ja) 太陽電池及びその製造方法
Weber et al. Transfer of monocrystalline Si films for thin film solar cells

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 10749454

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

WWE Wipo information: entry into national phase

Ref document number: 2010749454

Country of ref document: EP