WO2010073441A1 - 同期装置、受信装置、同期方法、及び受信方法 - Google Patents
同期装置、受信装置、同期方法、及び受信方法 Download PDFInfo
- Publication number
- WO2010073441A1 WO2010073441A1 PCT/JP2009/005107 JP2009005107W WO2010073441A1 WO 2010073441 A1 WO2010073441 A1 WO 2010073441A1 JP 2009005107 W JP2009005107 W JP 2009005107W WO 2010073441 A1 WO2010073441 A1 WO 2010073441A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- counter
- unit
- synchronization
- signal
- signal output
- Prior art date
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04W—WIRELESS COMMUNICATION NETWORKS
- H04W56/00—Synchronisation arrangements
- H04W56/001—Synchronization between nodes
- H04W56/002—Mutual synchronization
Definitions
- the present invention relates to a synchronization device, a reception device, a synchronization method, and a reception method.
- This application claims priority based on Japanese Patent Application No. 2008-332752 for which it applied to Japan on December 26, 2008, and uses the content here.
- the mobile phone device when establishing communication in a communication system such as a mobile phone network, the mobile phone device sets a boundary of a frame or a symbol obtained from a synchronization channel when searching for a cell of an unknown base station device. Synchronize with the reference timing shown.
- the cellular phone device activates a clock counter inside the cellular phone device, and based on the counter value counted by the clock counter, the transmission signal transmitted from the base station device Synchronize.
- the mobile phone device also synchronizes with a reference timing obtained from a known signal from the base station device in the same manner during synchronization during normal communication or intermittent operation.
- the mobile phone device When communication is performed in one communication method, for example, W-CDMA (Wideband-Code Division Multiple Access), the mobile phone device performs a cell search using a synchronization channel signal (SCH: Synchronization Channel). The reception process is performed in synchronization with the transmission signal using the pilot signal. At that time, the cellular phone device activates the clock counter, performs synchronization with the transmission signal transmitted by the base station device based on the counter value counted by the clock counter, and performs reception processing for detecting the signal.
- the reception processing unit including a reception unit that detects a signal and a clock counter is generally realized by a single chip integrated LSI (Large Scale Integrated).
- a network to which a plurality of different communication methods are applied for example, a mobile phone network to which a W-CDMA method and a GSM (Global System for Mobile communications) method are applied has been studied.
- a W-CDMA method and a GSM (Global System for Mobile communications) method are applied.
- a mobile phone device includes a communication system such as a one-chip LSI that is a reception processing unit compatible with the W-CDMA system, and a one-chip LSI that is a reception processing unit compatible with the GSM system.
- a chip is mounted every time, and it is considered to mount a total of two or more LSIs.
- the cellular phone device equipped with the two-chip LSI activates an LSI capable of receiving processing corresponding to the communication method of the base station device and performs transmission signal reception processing. Specifically, this cellular phone device detects a reference timing using a transmission signal of each communication method, operates a clock counter in each LSI, and performs signal reception processing.
- this mobile phone device operates the clock counter of each LSI independently, these counter values do not necessarily match. Further, in this cellular phone device, in order to reduce power consumption, when receiving only a signal of one communication method, an LSI corresponding to the other communication method may be suspended. In this case, the activation timings are different, and from this, the counter values output from the clock counters of the respective LSIs do not necessarily match.
- a plurality of base station apparatuses synchronize a frame period composed of a predetermined time unit frame and a predetermined number of N frames, and transmit each signal. May be sent. That is, there are cases where a base station apparatus that transmits a W-CDMA signal and a base station apparatus that transmits a GSM signal synchronize the frame and the frame period and transmit respective transmission signals.
- a communication destination is transferred from the W-CDMA base station apparatus to the GSM base station apparatus.
- the clock counter of each LSI outputs the same counter value at the same timing.
- Patent Document 1 as a technique for outputting the same counter value at the same timing for the clock counters in two semiconductor integrated circuits, the counter value of the clock counter is forcibly re-started when the clock counter is reset by an external reset signal.
- a semiconductor integrated circuit to be reset is described.
- the clock counters of the two semiconductor integrated circuits are simultaneously reset again by an external reset signal, and the clock measurement start timings of the two clock counters are synchronized. Is described.
- the present invention has been made in view of the above points.
- the object of the present invention is to output a plurality of clock counters while maintaining the synchronization when the counter value of one clock counter is already used for synchronization. It is an object of the present invention to provide a synchronization device, a reception device, a synchronization method, and a reception method that can make counter values to be the same value.
- the present invention has been made to solve the above problems, and the present invention provides a synchronization device including a plurality of counter units that detect a clock and output a numerical signal indicating the number counted by each clock.
- a first counter unit that outputs the numerical signal
- a counter synchronization signal output unit that outputs a counter synchronization signal indicating the same number as the numerical signal output by the first counter unit, and the counter synchronization
- a second counter unit that outputs a numerical signal indicating the same number at the same timing as the first counter unit based on the number indicated by the counter synchronization signal output by the signal output unit.
- the synchronization device outputs a counter synchronization signal indicating the same number as the numerical signal output by the first counter unit, and the second counter unit indicates a number indicated by the counter synchronization signal. Therefore, when the number indicated by the numerical signal of the first counter unit is already used for synchronization, the synchronization is maintained.
- the number indicated by the numerical signal of the second counter unit can be the same as the number indicated by the numerical signal of the first counter unit.
- the present invention provides a first transmission signal transmitted from a first transmission device, and a second transmission signal configured in the same time unit as the first transmission signal, 1 indicates the number of detected and counted clocks in the time unit in a receiving apparatus that receives one transmission signal and the second transmission signal transmitted from the second transmission apparatus in synchronization with the time unit.
- a first counter unit that outputs a numerical signal
- a counter synchronization signal output unit that outputs a counter synchronization signal indicating the same number as the numerical signal output by the first counter unit, and the counter synchronization signal output
- a second counter unit that outputs a numerical signal indicating the same number at the same timing as the first counter unit based on the number indicated by the counter synchronization signal output by the unit, and a numerical value output by the first counter unit Before using the signal
- a second receiving unit that detects the second transmission signal in the time unit using a first receiving unit that detects the first transmission signal in a unit of time and a numerical signal output from the second counter unit. And a receiving unit.
- the receiving apparatus outputs a counter synchronization signal indicating the same number as the numerical signal output by the first counter unit, and the second counter unit indicates a number indicated by the counter synchronization signal.
- the numerical signal indicating the same number is output at the same timing, and the second transmission signal is detected in the time unit using the numerical signal output from the second counter unit. Therefore, when receiving the second transmission signal synchronized with the first transmission signal in the time unit, the second transmission signal is used to detect the time unit without detecting the time unit. It is possible to synchronize with the two transmission signals, and the detection time in the time unit can be shortened.
- the counter synchronization signal output unit outputs a timing signal indicating a synchronization timing to the second counter unit, and a number indicated by a numerical signal output from the first counter unit. Is stored in the counter value storage unit, and the second counter unit outputs a numerical signal indicating the number stored in the counter value storage unit at the synchronization timing indicated by the timing signal. .
- the reception device receives the transmission signal that periodically repeats a predetermined number of the time units, and the first counter unit includes the first counter unit, A numerical signal indicating the number counted periodically is output, and the counter synchronization signal output unit outputs the counter synchronization signal for each cycle.
- the present invention is characterized in that, in the receiving device, the counter synchronization signal output unit outputs the counter synchronization signal indicating the number counted at the beginning of the period.
- the present invention is characterized in that, in the receiving device, the counter synchronization signal output unit outputs the counter synchronization signal for each time unit.
- the present invention further includes a counter synchronization start control unit that performs synchronization start control for causing the second counter unit to start outputting the numerical signal in the reception device, and the counter synchronization signal output unit includes: When the counter synchronization start control unit performs synchronization start control, the counter synchronization signal is output once to the second counter unit.
- the counter synchronization start control unit performs the synchronization process when the device itself performs a handover process for switching a communication destination from the first transmission device to the second transmission device. It is characterized by performing start control.
- the present invention is characterized in that, in the receiving device, when the counter synchronization start control unit performs the synchronization start control, an activation control unit that performs control to activate the second counter unit is provided.
- the present invention provides a synchronization method in a synchronization device including a plurality of counter units that detect a clock and output a numerical signal indicating the number counted, and the synchronization device outputs the numerical signal.
- the present invention is a first transmission signal transmitted from a first transmission device, and a second transmission signal configured in the same time unit as the first transmission signal
- the clock in the time unit is detected and counted
- a first process for outputting a numerical signal indicating a number, a second process for outputting a counter synchronization signal indicating the same number as the numerical signal output in the first process, and the second process A third step of outputting a numerical signal indicating the same number at the same timing as the first step based on the number indicated by the counter synchronization signal output in the step, and a numerical signal output in the first step
- the first transmission signal in the time unit using And a fifth process of detecting the second transmission signal in the time unit using the numerical signal output in the third process. It is a receiving method.
- the number indicated by the numerical signal of the first counter unit is already used for synchronization
- the number indicated by the numerical signal of the second counter unit is synchronized with this synchronization maintained. be able to.
- the second transmission signal is synchronized with the second transmission signal without detecting the time unit using the second transmission signal. It is possible to reduce the detection time in units of time.
- FIG. 1 is a diagram for explaining an outline of the overall image of a communication system according to an embodiment of the present invention.
- the communication system includes an information communication terminal A1 (receiving device), a base station device B1 (first transmitting device), and a base station device B2 (second transmitting device).
- the base station apparatus B1 performs wireless communication using the W-CDMA system
- the base station apparatus B2 performs wireless communication using the GSM system.
- the base station device B1 and the base station device B2 are connected via the network C1.
- the transmission signal (first transmission signal) of the base station apparatus B1 and the transmission signal (second transmission signal) of the base station apparatus B2 are a predetermined time unit frame and a predetermined number. Are synchronized with respect to a frame period (see FIG. 3) consisting of N frames.
- the communication system according to the present embodiment includes three or more base station devices (not shown), but all the base station devices may not be synchronized with each other. It is only necessary that the base station apparatuses are synchronized.
- FIG. 1 shows that the information terminal device A1 is a mobile terminal device that moves. Moreover, in this figure, information terminal device A1 is performing radio
- the information terminal device A1 is a device that can perform wireless communication with the base station device B1 and the base station device B2, that is, wireless communication using the W-CDMA method and the GSM method.
- FIG. 2 is a schematic block diagram showing the configuration of the information terminal device a1 according to this embodiment.
- the information terminal device a1 includes an antenna a10, a radio unit a11, a reference signal generation unit a13, a first reception processing unit a14, a second reception processing unit a15, a control unit a16, and a transmission unit a17. .
- the first reception processing unit a14 includes a first reception unit a140, a first phase synchronization unit a141, a first counter unit a142, and a first counter synchronization signal output unit a143.
- the second reception processing unit a15 includes a second reception unit a150, a second phase synchronization unit a151, a second counter unit a152, and a second counter synchronization signal output unit a153.
- the first reception processing unit a14 and the second reception processing unit a15 are each realized by a one-chip LSI (Large Scale Integration).
- the first reception processing unit a14 is an LSI that performs signal reception processing using the W-CDMA method
- the second reception processing unit a15 is an LSI that performs signal reception processing using the GSM method. is there.
- the control unit a16 includes an activation control unit a161 and a counter synchronization start control unit a162. Further, the reference signal generation unit a13, the first phase synchronization unit a141, the first counter unit a142, the first counter synchronization signal output unit a143, the second phase synchronization unit a151, the second counter unit a152, and the first counter unit
- the counter synchronization signal output unit a153 of 2 corresponds to the synchronization device d1.
- the information terminal device a1 has other generally known functions of the information terminal device.
- the radio unit a11 down-converts the reception signal received from the base station apparatus B1 or B2 via the antenna a10 from a radio frequency signal to a baseband signal.
- the radio unit a11 outputs the down-converted baseband signal to the first reception processing unit a14 and the second reception processing unit a15. Further, the radio unit a11 up-converts the signal input from the transmission unit a17 into a radio frequency signal and transmits the signal to the base station apparatus B1 or B2 via the antenna a10.
- the first reception unit a140 is a synchronization signal input from a first counter unit a142 to be described later, and is a base station
- the received signal from the base station apparatus B1 among the signals input from the radio unit a11 is divided into frame units by the synchronization signal indicating the reference timing indicating the frame boundary of the received signal from the apparatus B1.
- the receiving unit a140 selects a frame number based on the number indicated by the numerical signal input from the first counter unit a142 (hereinafter referred to as a counter value), and detects a divided frame unit signal.
- the first reception unit a140 detects the transmission signal of the base station apparatus B1 in units of frames using the numerical signal output from the first counter unit a142.
- the frame number is an ordered number. In the present embodiment, a case where the frame number is a periodic number from “# 0” to “# N ⁇ 1” will be described.
- the first receiving unit a140 demodulates the detected signal by the W-CDMA system.
- the first receiving unit a140 outputs the demodulated data signal to the control unit a16.
- the reference signal generation unit a13 generates a clock frequency signal (hereinafter referred to as a reference signal) and outputs the signal to the first phase synchronization unit a141 and the second phase synchronization unit a151.
- a reference signal a clock frequency signal
- the first phase synchronization unit a141 uses a PLL (Phase Locked Loop) to synthesize the reference signal input from the reference signal generation unit a13 by a process including multiplication / division.
- the first phase synchronization unit a141 outputs the pulse signal subjected to the synthesis process to the first counter unit a142.
- PLL Phase Locked Loop
- the first counter unit a142 counts the pulse signal input from the first phase synchronization unit a141.
- the first counter unit a142 counts the frame number at every counting interval indicating the frame boundary of the received signal, and generates a numerical signal indicating the counted counter value (frame number).
- Information indicating the frame boundary timing and the counting interval is input from the control unit a16 (not shown).
- the first counter unit a142 outputs a numerical signal indicating the counted counter value to the first reception unit a140 and the first counter synchronization signal output unit a143. In other words, the first counter unit a142 outputs a numerical signal indicating the number counted by detecting a pulse signal that is a clock for each frame.
- the first counter unit a142 generates a synchronization signal indicating a reference timing indicating a frame boundary of the received signal under the control of the control unit a16, and the synchronization signal is generated from the first receiving unit a140 and the first receiving unit a140. It outputs to the counter synchronizing signal output part a143.
- This signal is a pulse signal that rises at the start of each frame of the received signal from the base station apparatus B1.
- the first counter unit a142 selects and counts the initial counter value based on the received signal from the base station apparatus B1. For example, the first counter unit a142 stores in advance an arrangement position of a signal such as a synchronization channel and a frame number in association with each other, and when a signal such as a synchronization channel is detected, a frame corresponding to the arrangement position of the synchronization channel or the like. The number is the initial value of the counter value.
- the control unit a16 may perform the same processing as the first counter unit a142 described above to detect the frame number, and the first counter unit a142 may use the initial value of the counter value input from the control unit a16.
- the first counter unit a142 uses the counter value indicated by the counter synchronization signal as its own value. Count as the initial value of. Accordingly, the first counter unit a142 outputs a numerical signal indicating the same value as the counter value indicated by the numerical signal output from the second counter unit a152. That is, the first counter unit a142 generates a numerical signal indicating the same number at the same timing as the second counter unit a152 based on the counter value indicated by the counter synchronization signal output from the second counter synchronization signal output unit a153. Output.
- the first counter synchronization signal output unit a143 When the first counter synchronization signal output unit a143 receives information indicating that synchronization control is started from a counter synchronization start control unit a162 described later, the counter value of the numerical signal input from the first counter unit a142 Starts to output the counter synchronization signal indicating the same value to the second counter unit a152. That is, the first counter synchronization signal output unit a143 outputs a counter synchronization signal that indicates the same value as the counter value indicated by the numerical signal output by the first counter unit a142. The details of the counter synchronization signal output from the first counter synchronization signal output unit a143 will be described later.
- the second reception unit a150 is a synchronization signal input from the second counter unit a152, and is a signal from the base station apparatus B2.
- the received signal from the base station apparatus B2 is divided into frames by a synchronization signal indicating the reference timing indicating the frame boundary of the received signal.
- the receiving unit a150 selects a frame number based on the counter value indicated by the numerical signal input from the second counter unit a152, and detects a divided frame unit signal. That is, the second receiving unit a150 detects the transmission signal of the base station apparatus B2 in units of frames using the numerical signal output from the second counter unit a152.
- the second receiving unit a150 demodulates the detected signal using the GSM method.
- the second receiving unit a150 outputs the demodulated data signal to the control unit a16.
- the functions of the second phase synchronization unit a151, the second counter unit a152, and the second counter synchronization signal output unit a153 of the second reception processing unit a15 are respectively the first phase synchronization unit a141 and the first phase synchronization unit a151.
- the counter unit a142 and the first counter synchronization signal output unit a143 have the same functions, and thus description thereof is omitted.
- the control unit a16 displays information or outputs sound on an output unit (not shown) such as a screen or a speaker based on the data signals input from the first receiving unit a140 and the second receiving unit a150. Let it be done. Moreover, the control part a16 outputs the information transmitted to base station apparatus B1 and B2 among the information input by input parts (not shown), such as a button, to the transmission part a17 as a data signal.
- the activation control unit a161 When the activation control unit a161 receives a handover instruction from the received signal from the base station apparatus B1 to the base station apparatus B2, that is, a handover instruction from the W-CDMA base station apparatus to the GSM base station apparatus, 2 reception processing unit a15 is activated. That is, the activation control unit a161 performs control to activate the second counter unit a152 when the own device performs a handover process for switching the communication destination from the base station device B1 to the base station device B2.
- the counter synchronization start control unit a162 determines whether the frame and the frame period are synchronized with respect to the transmission signals of the base station apparatus B1 and the base station apparatus B2 based on the information included in the handover instruction. When the counter synchronization start control unit a162 determines that the frame and the frame period are synchronized, the counter synchronization start control unit a162 activates the first counter synchronization signal output unit a143. That is, the counter synchronization start control unit a162 performs synchronization start control when the own apparatus performs a handover process for switching the communication destination from the base station apparatus B1 to the base station apparatus B2.
- the transmission unit a17 converts the data signal input from the control unit a16 into an analog signal by digital / analog conversion, and outputs the analog signal to the wireless unit a11.
- FIG. 3 is an explanatory diagram illustrating an example of the counter synchronization signal according to the present embodiment.
- the horizontal axis is the time axis.
- This figure is a diagram in the case where a signal in which N frames have one cycle (frame cycle N) is received.
- FIG. 3 shows the frame number of the received signal from the base station apparatus B1.
- the frame number is the same as the counter value of the first counter unit a142. This figure shows that frame numbers “# 0” to “# N ⁇ 1” are repeated.
- FIG 3 shows the counter synchronization signal output from the first counter synchronization signal output unit a143. This figure shows that the first counter synchronization signal output unit a143 outputs the counter synchronization signal for each cycle when the frame number is “# 0”.
- FIG 3 shows the counter value of the counter synchronization signal output from the first counter synchronization signal output unit a143. This figure shows that the counter synchronization signal indicates the counter value “# 0”.
- the second counter unit a152 resets the counter value, that is, starts counting with the counter value “# 0”.
- FIG. 4 is a flowchart showing the operation of the information terminal device a1 according to this embodiment.
- Step S101 The information terminal device a1 is connected to the base station device B1 and is in a communication or communicable state. In this case, the information terminal device a1 detects the reception signal from the base station device B1 using the numerical signal and the synchronization signal output from the first counter unit a142. Thereafter, the process proceeds to step S102.
- Step S102 The control unit a16 determines whether or not to hand over to the base station apparatus B2. When the control unit a16 determines to perform handover to the base station apparatus B2, the process proceeds to step 103. On the other hand, when it determines with the control part a16 not handing over to base station apparatus B2, determination of step S102 is repeated.
- Step S103 The activation control unit a161 activates the second reception processing unit a15. Thereafter, the process proceeds to step S104.
- Step S104 The counter synchronization start control unit a162 activates the second counter unit a152 and starts outputting the numerical signal and the synchronization signal. Thereafter, the process proceeds to step S105.
- Step S105 The first counter synchronization signal output unit a143 outputs the counter synchronization signal to the second counter unit a152.
- the second counter unit a152 sets the counter value indicated by the counter synchronization signal as its initial value. Thereafter, the process proceeds to step S106.
- Step S106 The second counter unit a152 counts from the counter value initialized in step S105, and outputs a numerical signal and a synchronization signal indicating the counted counter value to the second receiving unit a150. Thereafter, the process proceeds to step S107.
- Step S107 The second reception unit a150 searches for a synchronization channel signal (SCH) using the counter value indicated by the numerical signal input in step S106 as a frame number. Thereafter, the process proceeds to step S108. (Step 108) The second receiver a150 detects the symbol timing based on the synchronization channel signal searched in step S107.
- SCH synchronization channel signal
- Step S109 The second receiving unit a150 receives BCH (Broadcast Channel) at the symbol timing detected in Step S108. Then, it progresses to step S110.
- Step S110 The information terminal apparatus a1 is connected to the base station apparatus B2 based on the BCH information received in step S109, and is in a communication or communicable state.
- the synchronization device d1 outputs the counter synchronization signal indicating the counter value of the first counter unit a142 for each period, and the second counter unit a152 indicates the counter synchronization signal. Based on the counter value, a numerical signal indicating the same number is output at the same timing as the first counter unit a142.
- the synchronization device d1 uses the counter value of the second counter unit a152 while maintaining this synchronization. It can be set to the same value as the counter value of the first counter unit a142.
- the information terminal device a1 outputs a counter synchronization signal indicating the counter value of the first counter unit a142 for each cycle, and the second counter unit a152 indicates the counter indicated by the counter synchronization signal. Based on the value, a numerical signal indicating the same number is output at the same timing as the first counter unit a142, and the numerical signal output from the second counter unit a152 is used to transmit the base station apparatus B2 at a frame and a frame period. Detect the signal.
- the information terminal device a1 when the information terminal device a1 receives the transmission signal of the base station device B2 synchronized with the transmission signal of the base station device B1 in the frame and the frame period, the information terminal device a1 uses the transmission signal of the base station device B2 to Even if the frame period is not detected, it is possible to synchronize with this transmission signal, and the detection time of the frame and the frame period can be shortened.
- the synchronization device d1 since the synchronization device d1 outputs a counter synchronization signal indicating the counter value, the counter value of the second counter unit a152 can be set to the same value as the counter value of the first counter unit a142 at an arbitrary timing. . In this case, the information terminal device a1 can start reception processing at an arbitrary timing.
- FIG. 5 is an explanatory diagram for explaining another example of the counter synchronization signal according to the first modification of the present embodiment.
- the horizontal axis is the time axis.
- This figure also shows a counter synchronization signal and the like for one cycle.
- FIG. 5 shows the frame number of the received signal from the base station apparatus B1.
- the frame number is the same as the counter value of the first counter unit a142. This figure shows that frame numbers “# 0” to “# 10” are repeated.
- FIG. 5 shows the counter synchronization signal A output from the first counter synchronization signal output unit a143. This figure shows that the first counter synchronization signal output unit a143 outputs the counter synchronization signal A every count, that is, every frame.
- the third stage diagram of FIG. 5 shows the counter value of the counter synchronization signal A output from the first counter synchronization signal output unit a143.
- This figure shows that the counter synchronization signal A has the same counter value as the counter value of the first counter unit a142.
- the second counter unit a152 outputs the same value as the counter value of the synchronization signal A as a numerical signal.
- the synchronization signal A is the same pulse signal as the numerical signal output from the first counter unit a142 to the first receiving unit a140.
- the first counter synchronization signal output unit a143 outputs the counter synchronization signal A for each frame.
- the information terminal device a1 can set the counter value of the second counter unit a152 to the same value as the counter value of the second counter unit a142 for each frame. Can be synchronized.
- FIG. 6 is an explanatory diagram illustrating an example of the counter synchronization signal according to the second modification of the present embodiment.
- the horizontal axis is the time axis.
- This figure also shows a counter synchronization signal and the like for one cycle.
- FIG. 6 shows the frame number of the received signal from the base station apparatus B1.
- the frame number is the same as the counter value of the first counter unit a142. This figure shows that frame numbers “# 0” to “# 10” are repeated.
- FIG. 6 shows the counter synchronization signal B output from the first counter synchronization signal output unit a143. This figure shows that the first counter synchronization signal output unit a143 outputs a counter synchronization signal in the case of an arbitrary frame number “# 5” and outputs it every period.
- the third diagram in FIG. 6 shows the counter value of the counter synchronization signal output from the first counter synchronization signal output unit a143. This figure shows that the counter synchronization signal indicates the counter value “# 5”. When the counter synchronization signal of this figure is input, the second counter unit a152 starts counting as the counter value “# 5”.
- the synchronization device d1 can set the counter value of the second counter unit a152 to the same value as the counter value of the first counter unit a142 at an arbitrary timing.
- FIG. 7 is an explanatory diagram for explaining a method of generating the counter synchronization signal B according to the present embodiment.
- the horizontal axis is the time axis.
- FIG. 7 shows the counter value of the first counter unit.
- the second stage diagram of FIG. 7 shows the counter synchronization signal B of FIG.
- the third stage diagram of FIG. 7 shows the counter synchronization signal A of FIG.
- the fourth diagram in FIG. 7 shows a mask signal.
- This mask signal outputs a signal from the center time of the time zone where the counter value of the first counter unit is “# 4” to the center time of the time zone where the counter value is “# 5” as it is, The signal of the time of indicates that it is deleted.
- the first counter synchronization signal output unit a143 uses the mask signal of the fourth stage of FIG. 7 for the counter synchronization signal A of the third stage of FIG. The generation of the counter synchronization signal B in the second stage diagram is shown.
- the first counter synchronization signal output unit a143 when the first counter synchronization signal output unit a143 receives the information indicating that the synchronization control is started from the counter synchronization start control unit a162, the numerical signal input from the first counter unit a142 A counter synchronization signal indicating the same value as the counter value may be output to the second counter unit a152 only once. That is, the first counter synchronization signal output unit a143 outputs the counter synchronization signal once to the second counter unit a152 when the counter synchronization start control unit a162 performs the synchronization start control.
- count of outputting a synchronous signal can be reduced and the power consumption of the information terminal device a1 can be reduced.
- the first counter synchronization signal output unit a143 or the second counter synchronization signal output unit a153 outputs a counter synchronization signal at a constant period, and the first reception processing unit a14 and the second reception are received.
- the counter value with the processing unit a15 may be synchronized. Thereby, for example, the reception quality of the transmission signal of the base station apparatus B2 that has been handed over is poor, and the communication between the base station apparatus B1 and the base station apparatus B2 alternates, such as when the handover is performed again to the base station apparatus B1.
- the count values of the first counter synchronization signal output unit a143 or the second counter synchronization signal output unit a153 are synchronized, it is possible to change the base station apparatus that communicates smoothly.
- a fixed period here is the period when the information terminal device a1 is performing intermittent reception, for example. Further, this cycle may be changed according to the moving speed of the information terminal device a1. Further, instead of the cycle, the time may be preliminarily determined, and the counter synchronization signal may be output after the time has elapsed. In the above embodiment, the second reception processing unit a15 may always be activated.
- This storage unit may be external or internal to the LSI that implements the first reception processing unit a14 or the second reception processing unit a15.
- the second counter unit a152 refers to the storage unit and sets the counter value as an initial value, the counter synchronization signal only needs to be notified of timing by a synchronization pulse or the like, and a signal indicating the counter value is unnecessary. It is.
- the control unit includes a counter value storage unit that stores a counter value used for counter synchronization, and the first counter unit and the second counter unit store the counter values stored in the counter value storage unit.
- a counter value storage unit that stores a counter value used for counter synchronization
- the first counter unit and the second counter unit store the counter values stored in the counter value storage unit.
- FIG. 8 is a schematic block diagram showing a configuration of an information terminal device a2 according to a modification of the present embodiment.
- the information terminal device a2 (FIG. 8) according to the present modification and the information terminal device a1 (FIG. 2) according to the present embodiment are compared, the first reception processing unit a24, the second reception processing unit a25, and the control The part a26 is different.
- the configuration and functions of other components (antenna a10, radio unit a11, reference signal generation unit a13, and transmission unit a17) are the same as those of the information terminal device a1.
- the first reception processing unit a24 the first counter synchronization signal output unit a243 and the first counter unit a142 are different from the information terminal device a1, but the first reception unit a140 and the first phase synchronization unit
- the function of a141 is the same as in the first embodiment.
- the second reception processing unit a25 the second synchronization signal output unit a253 and the second counter unit a252 are different from the information terminal device a1, but the second reception unit a150 and the second phase synchronization unit a151.
- the functions possessed by are the same as in the first embodiment.
- the counter value storage unit a263 is different from the information terminal device a1, but the functions of the activation control unit a161 and the counter synchronization start control unit a162 are the same as those in the first embodiment. A description of the same functions as those in the first embodiment is omitted.
- the first counter synchronization signal output unit a243 causes the counter value storage unit a263 of the control unit a26 to store the same value as the counter value of the numerical signal input from the first counter unit a142.
- the first counter synchronization signal output unit a243 is inputted to the first counter unit a242 from the pulse signal (timing signal) indicating the input timing of the numerical signal, that is, the first counter synchronization signal output unit a243.
- the same signal as the pulse signal is output to the second counter unit a252.
- the first counter synchronization signal output unit a243 may perform this process on the numerical signals having a predetermined counter value among the numerical signals input from the first counter unit a142 ( This processing may be performed for all counter values (see FIG. 3 and FIG. 6).
- the first counter unit a242 counts the pulses of the pulse signal input from the first phase synchronization unit a141, and generates a numerical signal indicating the counted counter value (frame number).
- the first counter unit a242 outputs a numerical signal indicating the counted counter value to the first reception unit a140 and the first counter synchronization signal output unit a243.
- the first counter unit a242 selects and counts the initial counter value based on the received signal from the base station apparatus B1. Specifically, when a pulse signal is input from the second counter synchronization signal output unit a253 of the second reception processing unit a15, the first counter unit a242 stores the counter value storage unit a263 of the control unit a26. The counter value is counted as its initial value. Thereby, the first counter unit a253 outputs a numerical signal indicating the same value as the counter value indicated by the numerical signal output by the second counter unit a252.
- the functions of the second counter synchronization signal output unit a253 and the second counter unit a252 are the same as those of the first counter synchronization signal output unit a243 and the first counter unit a242, respectively. To do.
- Synchronization signal output unit a143, second phase synchronization unit a151, second counter unit a152, second counter synchronization signal output unit a153, activation control unit a161, counter synchronization start control unit a162, control unit a16, and transmission unit a17 may be realized by a computer.
- the program for realizing the control function may be recorded on a computer-readable recording medium, and the program recorded on the recording medium may be read by a computer system and executed.
- the “computer system” is a computer system built in the information terminal device a1, and includes an OS and hardware such as peripheral devices.
- the “computer-readable recording medium” refers to a storage device such as a flexible medium, a magneto-optical disk, a portable medium such as a ROM or a CD-ROM, and a hard disk incorporated in a computer system.
- the “computer-readable recording medium” is a medium that dynamically holds a program for a short time, such as a communication line when transmitting a program via a network such as the Internet or a communication line such as a telephone line,
- a volatile memory inside a computer system serving as a server or a client may be included and a program that holds a program for a certain period of time.
- the program may be a program for realizing a part of the functions described above, and may be a program capable of realizing the functions described above in combination with a program already recorded in a computer system.
- the present invention is suitable for use in a synchronization device, a reception device, and similar technology.
- the counter value of one clock counter is already used for synchronization, the other clock counter is maintained while maintaining this synchronization.
- the counter value can be synchronized.
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Mobile Radio Communication Systems (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Abstract
Description
本願は、2008年12月26日に、日本に出願された特願2008-332752号に基づき優先権を主張し、その内容をここに援用する。
この受信処理において、信号を検出する受信部とクロックカウンタを備えた受信処理部は、通常、1チップ(chip)のLSI(large scale integrated:大規模集積回路)にて実現される。
のクロックカウンタのクロック計測開始時期を同期させることについて記載されている。
上記構成によると、前記同期装置は、前記第1のカウンタ部が出力する数値信号が示す数と同じ数を示すカウンタ同期信号を出力し、前記第2のカウンタ部がこのカウンタ同期信号が示す数に基づいて前記第1のカウンタ部と同じタイミングで同じ数を示す数値信号を出力するので、第1のカウンタ部の数値信号が示す数が既に同期に用いられている場合に、この同期を保ったまま、第2のカウンタ部の数値信号が示す数を、第1のカウンタ部の数値信号が示す数と同じ数にすることができる。
上記構成によると、前記受信装置は、前記第1のカウンタ部が出力する数値信号が示す数と同じ数を示すカウンタ同期信号を出力し、前記第2のカウンタ部がこのカウンタ同期信号が示す数に基づいて前記第1のカウンタ部と同じタイミングで同じ数を示す数値信号を出力し、前記第2のカウンタ部が出力した数値信号を用いて、前記時間単位で前記第2の送信信号を検出するので、前記第1の送信信号と前記時間単位で同期を取った前記第2の送信信号を受信する際に、第2の送信信号を用いて前記時間単位を検出しなくても、前記第2の送信信号と同期することができ、前記時間単位の検出時間を短縮することができる。
この図において、通信システムは、情報通信端末A1(受信装置)、基地局装置B1(第1の送信装置)、及び基地局装置B2(第2の送信装置)を具備する。基地局装置B1はW-CDMA方式を用いた無線通信を行い、基地局装置B2はGSM方式を用いた無線通信を行う。また、基地局装置B1と基地局装置B2とはネットワークC1を介して接続される。
また、基地局装置B1の送信信号(第1の送信信号)と基地局装置B2の送信信号(第2の送信信号)とは、予め定められた時間単位であるフレーム、及び予め定められた個数であるN個のフレームからなるフレーム周期(図3参照)について同期が取られている。なお、本実施形態に係る通信システムは、3又はそれ以上の基地局装置を備える(図示せず)が、全ての基地局装置同士がこのような同期が取れていなくてもよく、一部の基地局装置同士で同期が取れていればよい。
以下、情報端末装置A1を情報端末装置a1として、情報端末装置a1の構成について説明する。図2は、本実施形態に係る情報端末装置a1の構成を示す概略ブロック図である。
情報端末装置a1は、アンテナa10、無線部a11、基準信号生成部a13、第1の受信処理部a14、第2の受信処理部a15、制御部a16、及び、送信部a17を含んで構成される。
第1の受信処理部a14及び第2の受信処理部a15は、それぞれ、1チップ(chip)のLSI(Large Scale Integration)で実現される。また、第1の受信処理部a14は、W-CDMA方式を用いた信号の受信処理を行うLSIであり、第2の受信処理部a15は、GSM方式を用いた信号の受信処理を行うLSIである。
また、無線部a11は、送信部a17から入力された信号を、無線周波数の信号にアップコンバートしてアンテナa10を介して基地局装置B1又はB2に送信する。
第1の受信部a140は、検出した信号をW-CDMA方式により復調する。第1の受信部a140は、復調したデータ信号を制御部a16に出力する。
また、第1のカウンタ部a142は、制御部a16からの制御により、受信信号のフレームの境界を示す基準タイミングを示す同期信号を生成し、この同期信号を第1の受信部a140及び第1のカウンタ同期信号出力部a143に出力する。この信号は、基地局装置B1からの受信信号のフレーム各々の開始時に立ち上がるパルス信号である。
なお、第1のカウンタ同期信号出力部a143が出力するカウンタ同期信号の詳細については、後述する。
第2の受信部a150は、検出した信号をGSM方式により復調する。第2の受信部a150は、復調したデータ信号を制御部a16に出力する。
以下、図3を用いて、第1のカウンタ同期信号出力部a143が出力するカウンタ同期信号の詳細について説明をする。
図3は、本実施形態に係るカウンタ同期信号の一例を説明する説明図である。この図において、横軸は時間軸である。また、この図は、N個のフレームが一周期(フレーム周期N)である信号を受信している場合の図である。
第2のカウンタ部a152は、この図のカウンタ同期信号が入力されると、カウンタ値をリセット、つまり、カウンタ値「#0」として計数を開始する。
以下、図4を用いて、情報端末装置a1の動作について説明をする。
図4は、本実施形態に係る情報端末装置a1の動作を示すフロー図である。
(ステップS102)制御部a16は、基地局装置B2へハンドオーバするか否かを判定する。制御部a16が基地局装置B2へハンドオーバすると判定した場合、ステップ103に進む。一方、制御部a16が基地局装置B2へハンドオーバしないと判定した場合、ステップS102の判定をくり返す。
(ステップS104)カウンタ同期開始制御部a162は、第2のカウンタ部a152を起動し、数値信号及び同期信号の出力を開始させる。その後、ステップS105に進む。
(ステップS106)第2のカウンタ部a152は、ステップS105にて初期化したカウンタ値から計数し、計数したカウンタ値を示す数値信号及び同期信号を第2の受信部a150に出力する。その後、ステップS107に進む。
(ステップ108)第2の受信部a150は、ステップS107にて検索した同期チャネルの信号に基づき、シンボルタイミングを検出する。
(ステップS110)情報端末装置a1は、ステップS109にて受信したBCHの情報に基づき、基地局装置B2と接続し、通信又は通信可能な状態である。
以下、本実施形態の変形例1について説明をする。本変形例では、カウンタ同期信号の別の例について説明をする。
図5は、本実施形態の変形例1に係るカウンタ同期信号の別の一例を説明する説明図である。この図において、横軸は時間軸である。また、この図は、一周期分のカウンタ同期信号等を示す。
なお、この同期信号Aは、第1のカウンタ部a142が第1の受信部a140に出力する数値信号と同じパルス信号である。
図6は、本実施形態の変形例2に係るカウンタ同期信号の一例を説明する説明図である。この図において、横軸は時間軸である。また、この図は、一周期分のカウンタ同期信号等を示す。
第2のカウンタ部a152は、この図のカウンタ同期信号が入力されると、カウンタ値「#5」として計数を開始する。
図7は、本実施形態に係るカウンタ同期信号Bの生成方法について説明する説明図である。この図において、横軸は時間軸である。
図7の2段目の図は、図6のカウンタ同期信号Bを示す。
図7の3段目の図は、図5のカウンタ同期信号Aを示す。
図7は、第1のカウンタ同期信号出力部a143が、図7の3段目の図のカウンタ同期信号Aに対して、図7の4段目の図のマスク信号を用いて、図7の2段目の図のカウンタ同期信号Bを生成することを示す。
これにより、フレームの周期毎に同期信号を出力する場合と比較し、同期信号を出力する回数を減らすことができ、情報端末装置a1の消費電力を減らすことができる。
これにより、例えば、ハンドオーバした基地局装置B2の送信信号の受信品質が悪く基地局装置B1に再度ハンドオーバする場合ように、基地局装置B1と基地局装置B2との通信が交互する場合であっても、第1のカウンタ同期信号出力部a143又は第2のカウンタ同期信号出力部a153のカウント値が同期されているので、円滑に通信する基地局装置の変更を行うことができる。
また、上記実施形態において、第2の受信処理部a15は、常に起動させてもよい。
以下、本実施形態の変形例3について説明をする。本変形例では、制御部が、カウンタ同期に用いるカウンタ値を記憶するカウンタ値記憶部を備え、第1のカウンタ部と第2のカウンタ部とが、このカウンタ値記憶部が記憶するカウンタ値を用いて、カウンタ同期を行う例について説明をする。
第1のカウンタ部a242は、基地局装置B1からの受信信号に基づいてカウンタ値の初期値を選択して計数する。具体的に、第1のカウンタ部a242は、第2の受信処理部a15の第2のカウンタ同期信号出力部a253からパルス信号が入力された場合、制御部a26のカウンタ値記憶部a263が記憶するカウンタ値を、自身の初期値として計数する。これにより、第1のカウンタ部a253は、第2のカウンタ部a252が出力する数値信号が示すカウンタ値と同じ値を示す数値信号を出力するようになる。
B1、B2・・・基地局装置
a10・・・アンテナ
a13・・・基準信号生成部
a14・・・第1の受信処理部
a15・・・第2の受信処理部
a16・・・制御部
a17・・・送信部
d1・・・同期装置
a140・・・第1の受信部
a141・・・第1の位相同期部
a142、a242・・・第1のカウンタ部
a143、a243・・・第1のカウンタ同期信号出力部
a150・・・第2の受信部
a151・・・第2の位相同期部
a152、a252・・・第2のカウンタ部
a153、a253・・・第2のカウンタ同期信号出力部
a161・・・起動制御部
a162・・・カウンタ同期開始制御部
a163・・・カウンタ値記憶部
Claims (11)
- クロックを検出して各々が計数した数を示す数値信号を出力する複数のカウンタ部を備える同期装置において、
前記数値信号を出力する第1のカウンタ部と、
前記第1のカウンタ部が出力する数値信号が示す数と同じ数を示すカウンタ同期信号を、出力するカウンタ同期信号出力部と、
前記カウンタ同期信号出力部が出力したカウンタ同期信号が示す数に基づいて、前記第1のカウンタ部と同じタイミングで同じ数を示す数値信号を出力する第2のカウンタ部と、
を備えることを特徴とする同期装置。 - 第1の送信装置から送信された第1の送信信号と、前記第1の送信信号と同じ時間単位で構成された第2の送信信号であって、前記第1の送信信号と前記時間単位の同期をとって第2の送信装置から送信される第2の送信信号と、を受信する受信装置において、
前記時間単位のクロックを検出して計数した数を示す数値信号を出力する第1のカウンタ部と、
前記第1のカウンタ部が出力する数値信号が示す数と同じ数を示すカウンタ同期信号を、出力するカウンタ同期信号出力部と、
前記カウンタ同期信号出力部が出力したカウンタ同期信号が示す数に基づいて、前記第1のカウンタ部と同じタイミングで同じ数を示す数値信号を出力する第2のカウンタ部と、
前記第1のカウンタ部が出力した数値信号を用いて、前記時間単位で前記第1の送信信号を検出する第1の受信部と、
前記第2のカウンタ部が出力した数値信号を用いて、前記時間単位で前記第2の送信信号を検出する第2の受信部と、
を備えることを特徴とする受信装置。 - 前記カウンタ同期信号出力部は、同期タイミングを示すタイミング信号を前記第2のカウンタ部に出力し、また、前記第1のカウンタ部が出力する数値信号が示す数と同じ数をカウンタ値記憶部に記憶させ、
前記第2のカウンタ部は、前記タイミング信号が示す同期タイミングで、前記カウンタ値記憶部が記憶する数を示す数値信号を出力することを特徴とする請求項2に記載の受信装置。 - 前記受信装置は、予め定められた個数の前記時間単位を周期的にくり返す前記送信信号を受信し、
前記第1のカウンタ部は、前記周期的に計数した数を示す数値信号を出力し、
前記カウンタ同期信号出力部は、前記カウンタ同期信号を前記周期毎に出力することを特徴とすることを特徴とする請求項2に記載の受信装置。 - 前記カウンタ同期信号出力部は、前記周期の最初に計数した数を示す前記カウンタ同期信号を出力することを特徴とする請求項4に記載の受信装置。
- 前記カウンタ同期信号出力部は、前記カウンタ同期信号を前記時間単位毎に出力することを特徴とすることを特徴とする請求項2に記載の受信装置。
- 自装置が前記第1の送信装置から前記第2の送信装置に通信先を切替えるハンドオーバ処理を行うとき、前記第2のカウンタ部に前記数値信号の出力を開始させる同期開始制御を行うカウンタ同期開始制御部を備え、
前記カウンタ同期信号出力部は、前記カウンタ同期開始制御部が同期開始制御を行うと、前記カウンタ同期信号を前記第2のカウンタ部に出力することを特徴とする請求項2に記載の受信装置。 - 前記カウンタ同期信号出力部は、前記カウンタ同期信号を1回、第2のカウンタ部に出力することを特徴とする請求項7に記載の受信装置。
- 自装置が前記第1の送信装置から前記第2の送信装置に通信先を切替えるハンドオーバ処理を行うとき、前記第2のカウンタ部を起動させる制御を行う起動制御部を備えることを特徴とする請求項7に記載の受信装置。
- クロックを検出して各々が計数した数を示す数値信号を出力する複数のカウンタ部を備える同期装置における同期方法において、
前記同期装置が、前記数値信号を出力する第1の過程と、
前記同期装置が、前記第1の過程にて出力する数値信号が示す数と同じ数を示すカウンタ同期信号を、出力する第2の過程と、
前記同期装置が、前記第2の過程にて出力したカウンタ同期信号が示す数に基づいて、前記第1の過程と同じタイミングで同じ数を示す数値信号を出力する第3の過程と、
を有することを特徴とする同期方法。 - 第1の送信装置から送信された第1の送信信号と、前記第1の送信信号と同じ時間単位で構成された第2の送信信号であって、前記第1の送信信号と前記時間単位の同期をとって第2の送信装置から送信される第2の送信信号と、を受信する受信装置における受信方法において、
前記時間単位のクロックを検出して計数した数を示す数値信号を出力する第1の過程と、
前記第1の過程にて出力する数値信号が示す数と同じ数を示すカウンタ同期信号を、出力する第2の過程と、
前記第2の過程にて出力したカウンタ同期信号が示す数に基づいて、前記第1の過程と同じタイミングで同じ数を示す数値信号を出力する第3の過程と、
前記第1の過程にて出力した数値信号を用いて、前記時間単位で前記第1の送信信号を検出する第4の過程と、
前記第3の過程にて出力した数値信号を用いて、前記時間単位で前記第2の送信信号を検出する第5の過程と、
を有することを特徴とする受信方法。
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/141,258 US20110256840A1 (en) | 2008-12-26 | 2009-10-02 | Synchronization device, reception device, synchronization method, and reception method |
JP2010543764A JPWO2010073441A1 (ja) | 2008-12-26 | 2009-10-02 | 同期装置、受信装置、同期方法、及び受信方法 |
EP09834259A EP2372943A1 (en) | 2008-12-26 | 2009-10-02 | Synchronization device, reception device, synchronization method, and reception method |
CN2009801483105A CN102232274A (zh) | 2008-12-26 | 2009-10-02 | 同步装置、接收装置、同步方法以及接收方法 |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2008-332752 | 2008-12-26 | ||
JP2008332752 | 2008-12-26 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2010073441A1 true WO2010073441A1 (ja) | 2010-07-01 |
Family
ID=42287106
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2009/005107 WO2010073441A1 (ja) | 2008-12-26 | 2009-10-02 | 同期装置、受信装置、同期方法、及び受信方法 |
Country Status (5)
Country | Link |
---|---|
US (1) | US20110256840A1 (ja) |
EP (1) | EP2372943A1 (ja) |
JP (1) | JPWO2010073441A1 (ja) |
CN (1) | CN102232274A (ja) |
WO (1) | WO2010073441A1 (ja) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9350419B2 (en) * | 2012-11-28 | 2016-05-24 | Broadcom Corporation | Coordinating transmissions of power line communication (PLC) devices |
EP2746892B1 (de) * | 2012-12-21 | 2015-12-16 | Baumüller Nürnberg GmbH | Automatisierte Anlage und Verfahren zur Synchronisation einer automatisierten Anlage |
US9843995B2 (en) * | 2013-05-15 | 2017-12-12 | Qualcomm Incorporated | Method and metrics for merging with a neighborhood aware network |
US11051264B2 (en) | 2016-03-29 | 2021-06-29 | Guangdong Oppo Mobile Telecommunications Corp., Ltd. | Synchronization method, synchronization device and synchronization source |
CN108663680B (zh) * | 2018-04-10 | 2021-02-09 | 北京凌宇智控科技有限公司 | 一种用于减少时间同步的三维空间定位方法、装置及系统 |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH022967A (ja) | 1988-06-17 | 1990-01-08 | Nec Corp | ブロービング装置 |
JPH1041911A (ja) * | 1996-07-24 | 1998-02-13 | Sony Corp | カウンタ装置、多重化装置及びカウンタ同期方法 |
JPH11202967A (ja) * | 1998-01-20 | 1999-07-30 | Nec Eng Ltd | 半導体集積回路及びクロックカウンタの同期方法 |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CA2091962A1 (en) * | 1992-03-31 | 1993-10-01 | Mark L. Witsaman | Clock synchronization system |
-
2009
- 2009-10-02 WO PCT/JP2009/005107 patent/WO2010073441A1/ja active Application Filing
- 2009-10-02 JP JP2010543764A patent/JPWO2010073441A1/ja active Pending
- 2009-10-02 US US13/141,258 patent/US20110256840A1/en not_active Abandoned
- 2009-10-02 CN CN2009801483105A patent/CN102232274A/zh active Pending
- 2009-10-02 EP EP09834259A patent/EP2372943A1/en not_active Withdrawn
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH022967A (ja) | 1988-06-17 | 1990-01-08 | Nec Corp | ブロービング装置 |
JPH1041911A (ja) * | 1996-07-24 | 1998-02-13 | Sony Corp | カウンタ装置、多重化装置及びカウンタ同期方法 |
JPH11202967A (ja) * | 1998-01-20 | 1999-07-30 | Nec Eng Ltd | 半導体集積回路及びクロックカウンタの同期方法 |
Also Published As
Publication number | Publication date |
---|---|
JPWO2010073441A1 (ja) | 2012-05-31 |
US20110256840A1 (en) | 2011-10-20 |
EP2372943A8 (en) | 2012-02-29 |
EP2372943A1 (en) | 2011-10-05 |
CN102232274A (zh) | 2011-11-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8689035B2 (en) | Communication system, communication interface, and synchronization method | |
US8473000B2 (en) | Communication device, integrated circuit and method therefor | |
CN101467383B (zh) | 无干扰时钟信号多路复用器电路和其操作方法 | |
JP2005136572A (ja) | 無線通信用半導体集積回路およびデータ処理用半導体集積回路並びに携帯端末 | |
WO2010073441A1 (ja) | 同期装置、受信装置、同期方法、及び受信方法 | |
CN102271391A (zh) | 微型基站间实现同步的方法及系统 | |
US10433320B2 (en) | Switching and synchronization device | |
CN105325037A (zh) | 同步方法、同步装置和基站 | |
JP2001231062A (ja) | 携帯電話システム及びそのハンドオーバ方法 | |
US20210136711A1 (en) | Multi-member bluetooth device capable of reducing complexity of updating internal clock of bluetooth circuit | |
WO2016065642A1 (zh) | 一种同步装置及方法 | |
JP4224686B2 (ja) | 移動無線通信装置及び動作方法 | |
CN1726404B (zh) | 用于预定进度以搜索并截获全球定位卫星的方法和装置 | |
JP2002208879A (ja) | 同期タイミング補正回路および方法 | |
JP4974598B2 (ja) | タイミング生成器及びタイミング制御信号の発生方法 | |
JP2003124872A (ja) | 移動体通信システム | |
US11770784B2 (en) | Multi-member bluetooth device capable of reducing complexity of updating internal clock of bluetooth circuit | |
TW561706B (en) | Method and apparatus for multipath signal detection, identification, and monitoring for wideband code division multiple access systems | |
JPH11154931A (ja) | レイク受信機とそれを用いた携帯電話の移動機及び基地局 | |
JP5195655B2 (ja) | 移動端末、通信システムおよび通信方法 | |
JP2004023350A (ja) | 基地局及び通信方法及び通信プログラム及び通信プログラムを記録したコンピュータ読み取り可能な記録媒体 | |
KR100293956B1 (ko) | 디지털 유럽형 무선 전화기의 동기 제어 방법 | |
WO2023179477A1 (zh) | 信息确定方法、装置、发送端及接收端 | |
TWI846357B (zh) | 間隙外的衛星存取網測量方法和裝置 | |
JP3983943B2 (ja) | 移動無線端末装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 200980148310.5 Country of ref document: CN |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 09834259 Country of ref document: EP Kind code of ref document: A1 |
|
ENP | Entry into the national phase |
Ref document number: 2010543764 Country of ref document: JP Kind code of ref document: A |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2009834259 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 13141258 Country of ref document: US |
|
NENP | Non-entry into the national phase |
Ref country code: DE |