WO2010047474A4 - Source driver integrated circuit that enables multipaired data interface, and display panel driving system including the source driver integrated circuit - Google Patents

Source driver integrated circuit that enables multipaired data interface, and display panel driving system including the source driver integrated circuit Download PDF

Info

Publication number
WO2010047474A4
WO2010047474A4 PCT/KR2009/005364 KR2009005364W WO2010047474A4 WO 2010047474 A4 WO2010047474 A4 WO 2010047474A4 KR 2009005364 W KR2009005364 W KR 2009005364W WO 2010047474 A4 WO2010047474 A4 WO 2010047474A4
Authority
WO
WIPO (PCT)
Prior art keywords
data
source driver
driver integrated
integrated circuit
pairs
Prior art date
Application number
PCT/KR2009/005364
Other languages
French (fr)
Korean (ko)
Other versions
WO2010047474A2 (en
WO2010047474A3 (en
Inventor
서정일
김언영
나준호
김대성
Original Assignee
(주)실리콘웍스
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by (주)실리콘웍스 filed Critical (주)실리콘웍스
Publication of WO2010047474A2 publication Critical patent/WO2010047474A2/en
Publication of WO2010047474A3 publication Critical patent/WO2010047474A3/en
Publication of WO2010047474A4 publication Critical patent/WO2010047474A4/en

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/003—Details of a display terminal, the details relating to the control arrangement of the display terminal and to the interfaces thereto
    • G09G5/006—Details of the interface to the display terminal
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/2092—Details of a display terminals using a flat panel, the details relating to the control arrangement of the display terminal and to the interfaces thereto
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L69/00—Network arrangements, protocols or services independent of the application payload and not provided for in the other groups of this subclass
    • H04L69/30—Definitions, standards or architectural aspects of layered protocol stacks
    • H04L69/32—Architecture of open systems interconnection [OSI] 7-layer type protocol stacks, e.g. the interfaces between the data link level and the physical level
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/08—Details of timing specific for flat panels, other than clock recovery
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2370/00—Aspects of data communication
    • G09G2370/08—Details of image data interface between the display device controller and the data line driver circuit

Definitions

  • the present invention relates to a source driver integrated circuit for driving a display panel, and more particularly to a source driver integrated circuit capable of a multi-pair data interface and a display panel driving system including the integrated circuit.
  • the source driver integrated circuit transmits the video data received from the timing controller to the display panel.
  • the logical value of the image data transmitted / received by the noise component introduced due to the electrical characteristics of the transmission line may be altered.
  • the source driver integrated circuit processes the difference video data received from the timing control circuit, converts the processed difference video data into the first video data, and transmits the first video data to the display panel.
  • one source driver integrated circuit drives a plurality of pixels of the display panel, so that the number of source driver integrated circuits to be used is determined according to the size of the display panel.
  • 1 is an embodiment of a display panel drive system having a source driver integrated circuit for driving M pixels.
  • FIG. 2 is an embodiment of a display panel drive system including a source driver integrated circuit for driving N pixels.
  • one source driver integrated circuit 120, 130 drives M (M is an integer) number of pixels, so that the timing control circuit 110 also supplies M differential video data To driver integrated circuits (120, 130).
  • the timing control circuit 210 since one source driver integrated circuit 220 and 230 drive N (N is an integer) number of pixels, the timing control circuit 210 also outputs N pairs of differential video data to the source driver IC 220, and 230, respectively.
  • the internal structure of the source driver integrated circuits 120 and 130 shown in FIG. is designed differently from the internal structure of the source driver integrated circuits 220 and 230.
  • the source driver ICs 120 and 130 shown in FIG. 1 are all designed to receive M differential motion video data
  • the input terminal is designed to receive the difference video data of the video data. Therefore, although the functions are the same, the two types of source driver integrated circuits can not be used in a compatible manner due to the difference in internal structure.
  • Another object of the present invention is to provide a source driver integrated circuit capable of driving a display panel irrespective of the number of differential video data pairs output from a timing control circuit.
  • a display panel drive system including a timing control circuit for outputting M (M is an integer) pairs of data and N (N is an integer smaller than M) And a driver block including a plurality of source driver integrated circuits for receiving the N pairs of data and driving the display panel.
  • a source driver integrated circuit including M (M is an integer) pair of serial data and N (N is an integer smaller than M)
  • M is an integer
  • N is an integer smaller than M
  • a parallel multiport serializer for receiving the M pairs of serial data and the N pairs of serial data and converting the parallel data into M ⁇ K bits of parallel data
  • a data sorting circuit for sorting and outputting the data.
  • a source driver integrated circuit including M (M is an integer) pair of serial data and N (N is an integer smaller than M) A serial-to-parallel converter for receiving the M pairs of serial data and the N pairs of serial data and converting the parallel data into M ⁇ K bits of parallel data or N ⁇ K bits of parallel data, And arranging the M ⁇ K bits of parallel data and the N ⁇ K bits of parallel data and outputting them as M ⁇ K bits of parallel data.
  • the present invention is advantageous in that the source driver integrated circuit capable of processing M differential motion video data can simultaneously process the motion video data of less than M pairs, .
  • 1 is an embodiment of a display panel drive system having a source driver integrated circuit for driving M pixels.
  • FIG. 2 is an embodiment of a display panel drive system including a source driver integrated circuit for driving N pixels.
  • FIG. 3 is a block diagram of a display panel driving system according to an embodiment of the present invention.
  • FIG. 4 is an embodiment of a source driver integrated circuit according to the present invention.
  • FIG 5 is another embodiment of a source driver integrated circuit according to the present invention.
  • FIG. 3 is a block diagram of a display panel driving system according to an embodiment of the present invention.
  • the display panel driving system 300 can process not only the moving image data of M (M is an integer) pairs but also the moving image data of N (N is an integer) pairs smaller than M.
  • the timing control circuit 310 may output the M pieces of differential motion picture data to the source driver integrated circuits 320 and 330, and in some cases, the N pieces of differential motion data to the source driver integrated circuits 320 and 330, As shown in FIG.
  • the source driver integrated circuit is used in common regardless of the number of pairs of the differential video data output from the timing control circuit 310.
  • the source driver integrated circuits 320 and 330 capable of processing the multi-phase difference moving picture data will be described with reference to FIGS. 4 and 5.
  • FIG. 4 The source driver integrated circuits 320 and 330 capable of processing the multi-phase difference moving picture data will be described with reference to FIGS. 4 and 5.
  • FIG. 4 The source driver integrated circuits 320 and 330 capable of processing the multi-phase difference moving picture data will be described with reference to FIGS. 4 and 5.
  • FIG. 4 is an embodiment of a source driver integrated circuit according to the present invention.
  • the source driver integrated circuit 400 includes a multi-paired serial-to-parallel converter 410 and a data alignment circuit 420.
  • the multi-pair serial-to-parallel converter 410 converts not only the M differential pairs of the serial differential data but also the N differential pairs of the serial differential data into the parallel differential data of M ⁇ K (K is an integer) bits.
  • the data sorting circuit 420 sorts M ⁇ K bits of parallel differential data.
  • K is the number of bits of image data representing one pixel.
  • FIG 5 is another embodiment of a source driver integrated circuit according to the present invention.
  • the source driver integrated circuit 500 includes a serial-to-parallel converter 510 and a multi-pair data alignment circuit 520.
  • the serial-to-parallel converter 510 converts the M differential pairs of serial differential data into M ⁇ K bits of parallel differential data and the N pairs of serial differential data of less than M into N ⁇ K bits of parallel differential data.
  • the multi-pair data sorting circuit 520 arranges not only the M ⁇ K-bit parallel differential data but also the N ⁇ K-bit parallel differential data into the M ⁇ K-bit parallel differential data.
  • K is the number of bits of image data representing one pixel.
  • the source driver integrated circuit according to the present invention shown in FIG. 4 and FIG. 5 can process the highest moving picture data of the M pairs, and when less moving picture data of a pair is input than the M, Processing is performed in one of the functional blocks of the circuit so that the subsequent functional blocks can process it irrespective of the number of pairs of the received moving picture data.
  • the above-described pre-processing is performed in the multiply serial-to-parallel converter 410, and in the case of the source driver integrated circuit 500 shown in Fig. 5, (520).
  • the source driver integrated circuits shown in Figs. 4 and 5 are not made up of only the serial-to-parallel converter or the data sorting circuit as described above, but there are more functional blocks. However, this portion is not only well known to those skilled in the art, but also does not affect the operation of the present invention. For this reason, this portion has not been added to or described in the drawings, but the technical idea of the present invention is not a problem.
  • the source driver integrated circuit according to the present invention is advantageous in that it can be used for general purposes regardless of a pair of received moving picture data, thereby shortening the design convenience and the development period.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Security & Cryptography (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)

Abstract

The present invention introduces a display panel driving system and source driver ICs (Integrated Circuits) to drive a display panel regardless of the amount of paired differential image data outputted from a timing control circuit. The display panel driving system according to the invention comprises a driver block that includes: the timing control circuit that outputs M paired data (M is an integer) and N paired data (N is an integer smaller than M), and the plural source driver ICs that receive the M or N paired data to drive a display panel. The source driver ICs receive the M or N paired serial data and output the parallel data of M×K bits (K is an integer). In addition, the source driver ICs comprise: multipaired serial-parallel converters that receive the M or N paired serial data and convert the received serial data into parallel data, and a data arrangement circuit that arranges and outputs the parallel data of M×K bits.

Description

멀티 페어 데이터 인터페이스가 가능한 소스 드라이버 집적회로 및 상기 소스 드라이버 집적회로를 구비하는 디스플레이 패널 구동시스템A source driver integrated circuit capable of a multi-pair data interface and a display panel drive system including the source driver integrated circuit
본 발명은 디스플레이 패널을 구동하는 소스 드라이버 집적회로에 관한 것으로, 특히 멀티 페어 데이터 인터페이스가 가능한 소스 드라이버 집적회로 및 상기 집적회로를 구비하는 디스플레이 패널 구동시스템에 관한 것이다. The present invention relates to a source driver integrated circuit for driving a display panel, and more particularly to a source driver integrated circuit capable of a multi-pair data interface and a display panel driving system including the integrated circuit.
소스 드라이버 집적회로(source driver integrated circuit)는 타이밍 제어회로(timing controller)로부터 수신한 영상데이터를 디스플레이 패널에 전달하는 기능을 수행한다. 상기 영상데이터가 하나의 전송라인을 통해 송수신 될 때, 전송라인의 전기적 특성에 의해 유입되는 잡음성분이 송수신되는 영상데이터의 논리 값을 변질시킬 수 있다. The source driver integrated circuit transmits the video data received from the timing controller to the display panel. When the image data is transmitted / received through one transmission line, the logical value of the image data transmitted / received by the noise component introduced due to the electrical characteristics of the transmission line may be altered.
최근의 디스플레이 패널 구동시스템은 상기와 같은 문제점을 해결하기 위하여, 영상데이터를 그대로 전송하는 것이 아니라, 영상데이터를 차동영상데이터신호로 변환하여 2개의 전송라인을 통해 송수신함으로써 단일데이터신호로 송수신될 때 발생할 수 있는 송수신 에러를 최소한으로 억제한다. 따라서 하나의 화소를 구동하는 차동영상데이터는 2개의 전송라인을 통해 소스 드라이버 집적회로에 전달된다. In recent display panel driving systems, in order to solve the above-mentioned problems, when the image data is converted into the next moving image data signal and transmitted / received through two transmission lines, Thereby minimizing transmission / reception errors that may occur. Thus, the moving picture moving data for driving one pixel is transferred to the source driver integrated circuit through two transmission lines.
소스 드라이버 집적회로는 타이밍 제어회로로부터 전달받은 차동영상데이터를 처리하여 최초의 영상데이터로 변환한 후 디스플레이 패널에 전달한다. 일반적으로 하나의 소스 드라이버 집적회로는 디스플레이 패널의 복수 개의 화소를 구동하게 되므로, 디스플레이 패널의 크기에 따라 사용되는 소스 드라이버 집적회로의 개수가 결정된다. The source driver integrated circuit processes the difference video data received from the timing control circuit, converts the processed difference video data into the first video data, and transmits the first video data to the display panel. In general, one source driver integrated circuit drives a plurality of pixels of the display panel, so that the number of source driver integrated circuits to be used is determined according to the size of the display panel.
도 1은 M개의 화소를 구동하는 소스 드라이버 집적회로를 구비하는 디스플레이 패널 구동시스템의 일실시예이다. 1 is an embodiment of a display panel drive system having a source driver integrated circuit for driving M pixels.
도 2는 N개의 화소를 구동하는 소스 드라이버 집적회로를 구비하는 디스플레이 패널 구동시스템의 일실시예이다. 2 is an embodiment of a display panel drive system including a source driver integrated circuit for driving N pixels.
도 1을 참조하면, 하나의 소스 드라이버 집적회로(120, 130)는 M(M은 정수)개의 화소(picture element)를 구동하게 되므로, 타이밍 제어회로(110)도 M쌍의 차동영상데이터를 소스 드라이버 집적회로(120, 130)에 전달한다. Referring to FIG. 1, one source driver integrated circuit 120, 130 drives M (M is an integer) number of pixels, so that the timing control circuit 110 also supplies M differential video data To driver integrated circuits (120, 130).
도 2를 참조하면, 하나의 소스 드라이버 집적회로(220, 230)는 N(N은 정수)개의 화소를 구동하게 되므로, 타이밍 제어회로(210)도 N쌍의 차동영상데이터를 소스 드라이버 집적회로(220, 230)에 전달한다. 2, since one source driver integrated circuit 220 and 230 drive N (N is an integer) number of pixels, the timing control circuit 210 also outputs N pairs of differential video data to the source driver IC 220, and 230, respectively.
2개의 타이밍 제어회로(110, 210)가 M쌍 및 N쌍의 서로 다른 차동영상데이터를 출력하기 때문에, 도 1에 도시된 소스 드라이버 집적회로(120, 130)의 내부 구조는 도 2에 도시된 소스 드라이버 집적회로(220, 230)의 내부구조와 서로 다르게 설계된다. 즉 도 1에 도시된 소스 드라이버 집적회로(120, 130)는 모두 M쌍의 차동영상데이터를 수신하도록 입력단자가 설계되고, 도 2에 도시된 소스 드라이버 집적회로(220, 230)는 모두 N쌍의 차동영상데이터를 수신하도록 입력단자가 설계된다. 따라서 기능은 동일하지만 내부 구조의 차이 때문에 2종류의 소스 드라이버 집적회로는 호환하여 사용할 수 없다. Since the two timing control circuits 110 and 210 output M differential pairs and N pairs of different differential video data, the internal structure of the source driver integrated circuits 120 and 130 shown in FIG. And is designed differently from the internal structure of the source driver integrated circuits 220 and 230. In other words, the source driver ICs 120 and 130 shown in FIG. 1 are all designed to receive M differential motion video data, and the source driver ICs 220 and 230 shown in FIG. The input terminal is designed to receive the difference video data of the video data. Therefore, although the functions are the same, the two types of source driver integrated circuits can not be used in a compatible manner due to the difference in internal structure.
상기와 같은 이유로 타이밍 제어회로로부터 출력되는 차동영상데이터의 쌍의 개수에 따라 소스 드라이버 집적회로는 새롭게 설계되어야 한다는 불편함이 있다. There is an inconvenience that the source driver integrated circuit must be newly designed according to the number of pairs of the next moving picture data output from the timing control circuit for the above reasons.
본 발명이 해결하고자 하는 기술적과제는, 타이밍 제어회로로부터 출력되는 차동영상데이터 쌍의 개수에 관계없이 디스플레이 패널을 구동할 수 있는 디스플레이 패널 구동시스템을 제공하는데 있다. SUMMARY OF THE INVENTION It is an object of the present invention to provide a display panel driving system capable of driving a display panel irrespective of the number of pairs of differential video data output from a timing control circuit.
본 발명이 해결하고자 하는 다른 기술적과제는, 타이밍 제어회로로부터 출력되는 차동영상데이터 쌍의 개수에 관계없이 디스플레이 패널을 구동할 수 있는 소스 드라이버 집적회로를 제공하는데 있다. Another object of the present invention is to provide a source driver integrated circuit capable of driving a display panel irrespective of the number of differential video data pairs output from a timing control circuit.
상기 기술적과제를 이루기 위한 본 발명에 따른 디스플레이 패널 구동시스템은, M(M은 정수)쌍의 데이터 및 N(N은 M보다 작은 정수)쌍의 데이터를 출력하는 타이밍 제어회로 및 상기 M쌍의 데이터 또는 상기 N쌍의 데이터를 수신하여 디스플레이 패널을 구동하는 복수 개의 소스 드라이버 집적회로를 구비하는 드라이버블록을 구비한다. According to an aspect of the present invention, there is provided a display panel drive system including a timing control circuit for outputting M (M is an integer) pairs of data and N (N is an integer smaller than M) And a driver block including a plurality of source driver integrated circuits for receiving the N pairs of data and driving the display panel.
상기 다른 기술적과제를 이루기 위한 본 발명의 일면 따른 소스 드라이버 집적회로는, M(M은 정수)쌍의 직렬데이터 및 N(N은 M보다 작은 정수)쌍의 직렬데이터를 수신하여 M×K(K는 정수)비트의 병렬데이터를 출력하며, 상기 M쌍의 직렬데이터 및 상기 N쌍의 직렬데이터를 수신하여 M×K비트의 병렬데이터로 변환하는 멀티 페어 직렬병렬변환기 및 상기 M×K비트의 병렬데이터를 정렬하여 출력하는 데이터정렬회로를 구비한다. According to another aspect of the present invention, there is provided a source driver integrated circuit including M (M is an integer) pair of serial data and N (N is an integer smaller than M) A parallel multiport serializer for receiving the M pairs of serial data and the N pairs of serial data and converting the parallel data into M × K bits of parallel data, And a data sorting circuit for sorting and outputting the data.
상기 다른 기술적과제를 이루기 위한 본 발명의 다른 일면 따른 소스 드라이버 집적회로는, M(M은 정수)쌍의 직렬데이터 및 N(N은 M보다 작은 정수)쌍의 직렬데이터를 수신하여 M×K(K는 정수)비트의 병렬데이터를 출력하며, 상기 M쌍의 직렬데이터 및 상기 N쌍의 직렬데이터를 수신하여 M×K비트의 병렬데이터 또는 N×K비트의 병렬데이터로 변환하는 직렬병렬변환기 및 상기 M×K비트의 병렬데이터 및 상기 N×K비트의 병렬데이터를 정렬하여 M×K비트의 병렬데이터로 출력하는 멀티 페어 데이터정렬회로를 구비한다. According to another aspect of the present invention, there is provided a source driver integrated circuit including M (M is an integer) pair of serial data and N (N is an integer smaller than M) A serial-to-parallel converter for receiving the M pairs of serial data and the N pairs of serial data and converting the parallel data into M × K bits of parallel data or N × K bits of parallel data, And arranging the M × K bits of parallel data and the N × K bits of parallel data and outputting them as M × K bits of parallel data.
본 발명은 M쌍의 차동영상데이터를 처리할 수 있는 소스 드라이버 집적회로는 M보다 적은 쌍의 차동영상데이터도 동시에 처리할 수 있기 때문에 소스 드라이버 집적회로를 새로 설계하지 않고 그대로 사용할 수 있는 장점이 있다. The present invention is advantageous in that the source driver integrated circuit capable of processing M differential motion video data can simultaneously process the motion video data of less than M pairs, .
도 1은 M개의 화소를 구동하는 소스 드라이버 집적회로를 구비하는 디스플레이 패널 구동시스템의 일실시예이다. 1 is an embodiment of a display panel drive system having a source driver integrated circuit for driving M pixels.
도 2는 N개의 화소를 구동하는 소스 드라이버 집적회로를 구비하는 디스플레이 패널 구동시스템의 일실시예이다. 2 is an embodiment of a display panel drive system including a source driver integrated circuit for driving N pixels.
도 3은 본 발명에 따른 디스플레이 패널 구동시스템의 일실시예이다. 3 is a block diagram of a display panel driving system according to an embodiment of the present invention.
도 4는 본 발명에 따른 소스 드라이버 집적회로의 일실시예이다. 4 is an embodiment of a source driver integrated circuit according to the present invention.
도 5는 본 발명에 따른 소스 드라이버 집적회로의 다른 일실시예이다. 5 is another embodiment of a source driver integrated circuit according to the present invention.
이하에서는 본 발명의 구체적인 실시 예를 도면을 참조하여 상세히 설명하도록 한다. Hereinafter, embodiments of the present invention will be described in detail with reference to the drawings.
도 3은 본 발명에 따른 디스플레이 패널 구동시스템의 일실시예이다. 3 is a block diagram of a display panel driving system according to an embodiment of the present invention.
도 3을 참조하면, 디스플레이 패널 구동시스템(300)은 M(M은 정수)쌍의 차동영상데이터 뿐만 아니라 M보다 적은 N(N은 정수)쌍의 차동영상데이터도 처리할 수 있다. 즉 타이밍 제어회로(310)는 M쌍의 차동영상데이터를 소스 드라이버 집적회로(320, 330)에 출력할 수도 있고, 경우에 따라서는 N쌍의 차동영상데이터를 소스 드라이버 집적회로(320, 330)에 출력할 수도 있다. 타이밍 제어회로(310)로부터 출력되는 차동영상데이터의 쌍의 개수에 관계없이 소스 드라이버 집적회로는 공통으로 사용된다. Referring to FIG. 3, the display panel driving system 300 can process not only the moving image data of M (M is an integer) pairs but also the moving image data of N (N is an integer) pairs smaller than M. In other words, the timing control circuit 310 may output the M pieces of differential motion picture data to the source driver integrated circuits 320 and 330, and in some cases, the N pieces of differential motion data to the source driver integrated circuits 320 and 330, As shown in FIG. The source driver integrated circuit is used in common regardless of the number of pairs of the differential video data output from the timing control circuit 310. [
이는 소스 드라이버 집적회로(320, 330)가 차동영상데이터의 쌍의 개수에 관계없이 처리할 수 있기 때문이다. This is because the source driver integrated circuits 320 and 330 can process regardless of the number of pairs of the moving picture data.
이러한 멀티 페어 차동영상데이터를 처리할 수 있는 소스 드라이버 집적회로(320, 330)에 대해서는 도 4 및 도 5에 설명한다. The source driver integrated circuits 320 and 330 capable of processing the multi-phase difference moving picture data will be described with reference to FIGS. 4 and 5. FIG.
도 4는 본 발명에 따른 소스 드라이버 집적회로의 일실시예이다. 4 is an embodiment of a source driver integrated circuit according to the present invention.
도 4를 참조하면, 소스 드라이버 집적회로(400)는 멀티 페어 직렬병렬변환기(410) 및 데이터정렬회로(420)를 구비한다. Referring to FIG. 4, the source driver integrated circuit 400 includes a multi-paired serial-to-parallel converter 410 and a data alignment circuit 420.
멀티 페어 직렬병렬변환기(410)는 M쌍의 직렬차동데이터 뿐만 아니라 M보다 적은 N쌍의 직렬차동데이터도 M×K(K는 정수)비트의 병렬차동데이터로 변환한다. 데이터정렬회로(420)는 M×K비트의 병렬차동데이터를 정렬한다. 여기서 K는 하나의 화소를 표현하는 영상데이터의 비트수이다. The multi-pair serial-to-parallel converter 410 converts not only the M differential pairs of the serial differential data but also the N differential pairs of the serial differential data into the parallel differential data of M × K (K is an integer) bits. The data sorting circuit 420 sorts M × K bits of parallel differential data. Here, K is the number of bits of image data representing one pixel.
도 5는 본 발명에 따른 소스 드라이버 집적회로의 다른 일실시예이다. 5 is another embodiment of a source driver integrated circuit according to the present invention.
도 5를 참조하면, 소스 드라이버 집적회로(500)는 직렬병렬변환기(510) 및 멀티 페어 데이터정렬회로(520)를 구비한다. Referring to FIG. 5, the source driver integrated circuit 500 includes a serial-to-parallel converter 510 and a multi-pair data alignment circuit 520.
직렬병렬변환기(510)는 M쌍의 직렬차동데이터는 M×K비트의 병렬차동데이터로 변환하고, M보다 적은 N쌍의 직렬차동데이터는 N×K비트의 병렬차동데이터로 각각 변환한다. 멀티 페어 데이터정렬회로(520)는 M×K비트의 병렬차동데이터 뿐만 아니라 N×K비트의 병렬차동데이터도 M×K비트의 병렬차동데이터로 정렬한다. 여기서 K는 하나의 화소를 표현하는 영상데이터의 비트수이다. The serial-to-parallel converter 510 converts the M differential pairs of serial differential data into M × K bits of parallel differential data and the N pairs of serial differential data of less than M into N × K bits of parallel differential data. The multi-pair data sorting circuit 520 arranges not only the M × K-bit parallel differential data but also the N × K-bit parallel differential data into the M × K-bit parallel differential data. Here, K is the number of bits of image data representing one pixel.
도 4 및 도 5에 도시된 본 발명에 따른 소스 드라이버 집적회로는, 최고 M쌍의 차동영상데이터를 처리할 수 있으며, M보다 적은 쌍의 차동영상데이터가 입력되는 경우, 직렬병렬변환기 또는 데이터정렬회로중 하나의 기능블록에서 이를 사전 처리하여, 이후의 기능블록에서는 수신되는 차동영상데이터의 쌍의 개수에 관계없이 이를 처리할 수 있도록 한다. The source driver integrated circuit according to the present invention shown in FIG. 4 and FIG. 5 can process the highest moving picture data of the M pairs, and when less moving picture data of a pair is input than the M, Processing is performed in one of the functional blocks of the circuit so that the subsequent functional blocks can process it irrespective of the number of pairs of the received moving picture data.
도 4에 도시된 소스 드라이버 집적회로(400)의 경우 상기의 사전처리를 멀티 페어 직렬병렬변환기(410)에서 수행하고, 도 5에 도시된 소스 드라이버 집적회로(500)의 경우 멀티 페어 데이터정렬회로(520)에서 수행한다. In the case of the source driver integrated circuit 400 shown in Fig. 4, the above-described pre-processing is performed in the multiply serial-to-parallel converter 410, and in the case of the source driver integrated circuit 500 shown in Fig. 5, (520).
도 4 및 도 5에 도시된 소스 드라이버 집적회로는 상술한 바와 같은 직렬병렬변환기 또는 데이터정렬회로만으로 구성되는 것은 아니고 이 외에도 더 많은 기능블록이 존재한다. 그러나 이 부분은 당업자에게 널리 알려져 있을 뿐만 아니라, 본 발명의 동작에 영향을 주는 것도 아니다. 이와 같은 이유로 이 부분에 대하여 도면에도 추가하지 않았고 설명도 하지 않았지만, 본 발명의 기술적 사상의 실현에 문제가 되지 않는다. The source driver integrated circuits shown in Figs. 4 and 5 are not made up of only the serial-to-parallel converter or the data sorting circuit as described above, but there are more functional blocks. However, this portion is not only well known to those skilled in the art, but also does not affect the operation of the present invention. For this reason, this portion has not been added to or described in the drawings, but the technical idea of the present invention is not a problem.
상술한 바와 같이, 본 발명에 따른 소스 드라이버 집적회로는 수신되는 차동영상데이터의 쌍에 관계없이 범용으로 사용할 수 있게 함으로써, 설계의 편의와 개발 기간을 단축시킬 수 있는 장점이 있다. As described above, the source driver integrated circuit according to the present invention is advantageous in that it can be used for general purposes regardless of a pair of received moving picture data, thereby shortening the design convenience and the development period.
이상에서는 본 발명에 대한 기술사상을 첨부 도면과 함께 서술하였지만 이는 본 발명의 바람직한 실시 예를 예시적으로 설명한 것이지 본 발명을 한정하는 것은 아니다. 또한 본 발명이 속하는 기술 분야에서 통상의 지식을 가진 이라면 누구나 본 발명의 기술적 사상의 범주를 이탈하지 않는 범위 내에서 다양한 변형 및 모방이 가능함은 명백한 사실이다. While the present invention has been described in connection with what is presently considered to be the most practical and preferred embodiment, it is to be understood that the invention is not limited to the disclosed embodiments. It will be apparent to those skilled in the art that various modifications and variations can be made in the present invention without departing from the scope of the present invention.

Claims (4)

  1. M(M은 정수)쌍의 데이터 및 N(N은 M보다 작은 정수)쌍의 데이터를 출력하는 타이밍 제어회로; 및 A timing control circuit for outputting M (M is an integer) pairs of data and N (N is an integer less than M) pairs of data; And
    상기 M쌍의 데이터 또는 상기 N쌍의 데이터를 수신하여 디스플레이 패널을 구동하는 복수 개의 소스 드라이버 집적회로를 구비하는 드라이버블록을 구비하는 것을 특징으로 하는 디스플레이 패널 구동시스템. And a driver block including a plurality of source driver integrated circuits for receiving the M pairs of data or the N pairs of data and driving the display panel.
  2. M(M은 정수)쌍의 직렬데이터 및 N(N은 M보다 작은 정수)쌍의 직렬데이터를 수신하여 M×K(K는 정수)비트의 병렬데이터를 출력하는 소스 드라이버 집적회로에 있어서, 1. A source driver integrated circuit for receiving M (M is an integer) pairs of serial data and N (N is an integer smaller than M) pairs of serial data and outputting M 占 K (K is an integer)
    상기 M쌍의 직렬데이터 및 상기 N쌍의 직렬데이터를 수신하여 M×K(K는 정수)비트의 병렬데이터로 변환하는 멀티 페어 직렬병렬변환기; 및 A multiplexer serial / parallel converter for receiving the M pairs of serial data and the N pairs of serial data and converting the serial data into M × K (K is an integer) parallel data; And
    상기 M×K비트의 병렬데이터를 정렬하여 출력하는 데이터정렬회로를 구비하는 것을 특징으로 하는 소스 드라이버 집적회로. And a data sorting circuit for sorting and outputting the M × K bits of parallel data.
  3. M(M은 정수)쌍의 직렬데이터 및 N(N은 M보다 작은 정수)쌍의 직렬데이터를 수신하여 M×K(K는 정수)비트의 병렬데이터를 출력하는 소스 드라이버 집적회로에 있어서, 1. A source driver integrated circuit for receiving M (M is an integer) pairs of serial data and N (N is an integer smaller than M) pairs of serial data and outputting M 占 K (K is an integer)
    상기 M쌍의 직렬데이터 및 상기 N쌍의 직렬데이터를 수신하여 M×K(K는 정수)비트의 병렬데이터 또는 N×K비트의 병렬데이터로 변환하는 직렬병렬변환기; 및 A serial-to-parallel converter for receiving the M pairs of serial data and the N pairs of serial data and converting the parallel data into M × K (K is an integer) bits of parallel data or N × K bits of parallel data; And
    상기 M×K비트의 병렬데이터 및 상기 N×K비트의 병렬데이터를 정렬하여 M×K비트의 병렬데이터로 출력하는 멀티 페어 데이터정렬회로를 구비하는 것을 특징으로 하는 소스 드라이버 집적회로. And a multipair data sorting circuit for sorting the M × K bits of parallel data and the N × K bits of parallel data and outputting them as M × K bits of parallel data.
  4. 제2항 또는 제3항에 있어서, The method according to claim 2 or 3,
    상기 K는 계조 비트 수인 것을 특징으로 하는 소스 드라이버 집적회로. And K is the number of gradation bits.
PCT/KR2009/005364 2008-10-20 2009-09-21 Source driver integrated circuit that enables multipaired data interface, and display panel driving system including the source driver integrated circuit WO2010047474A2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR10-2008-0102494 2008-10-20
KR1020080102494A KR100986042B1 (en) 2008-10-20 2008-10-20 A source driver integrated circuit capable of interfacing multi pair data and display panel driving system including the integrated circuit

Publications (3)

Publication Number Publication Date
WO2010047474A2 WO2010047474A2 (en) 2010-04-29
WO2010047474A3 WO2010047474A3 (en) 2010-08-05
WO2010047474A4 true WO2010047474A4 (en) 2010-09-23

Family

ID=42119795

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/KR2009/005364 WO2010047474A2 (en) 2008-10-20 2009-09-21 Source driver integrated circuit that enables multipaired data interface, and display panel driving system including the source driver integrated circuit

Country Status (3)

Country Link
KR (1) KR100986042B1 (en)
TW (1) TW201017636A (en)
WO (1) WO2010047474A2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101058518B1 (en) * 2010-07-23 2011-08-23 주식회사 더즈텍 Device and method of data symbol locking

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AU4422799A (en) * 1998-06-04 1999-12-20 Silicon Image, Inc. Display module driving system and digital to analog converter for driving display
KR100987669B1 (en) * 2003-06-24 2010-10-13 엘지디스플레이 주식회사 Apparatus for driving data of liquid crystal display device
TWI261796B (en) * 2005-05-23 2006-09-11 Sunplus Technology Co Ltd Control circuit and method for liquid crystal display
KR100653158B1 (en) * 2006-04-25 2006-12-04 주식회사 아나패스 Display, timing controller and column driver ic using clock embedded multi-level signaling

Also Published As

Publication number Publication date
KR20100043454A (en) 2010-04-29
WO2010047474A2 (en) 2010-04-29
WO2010047474A3 (en) 2010-08-05
TW201017636A (en) 2010-05-01
KR100986042B1 (en) 2010-10-07

Similar Documents

Publication Publication Date Title
KR100572218B1 (en) Image signal interface device and method of flat panel display system
WO2021085918A1 (en) Electronic display board system with modified ethernet network for a plurality of display units
WO2010047484A2 (en) Display driving system using transmission of single-level signal embedded with clock signal
WO2012033332A2 (en) Source driver of liquid crystal display for reducing emi
KR20010062398A (en) Method for controlling option devices
KR20120019395A (en) System for transmitting and receiving video digital signals for links of the "lvds"?? type
CN101447156A (en) Display apparatus and method of driving same
JP2009065399A (en) Digital data transmitter, digital data receiver, digital data transmitting-receiving system, method for transmitting digital data, method for receiving digital data, method for transmitting-receiving digital data, and electronic information device
CN111063287A (en) Display control system
CN103105895A (en) Computer system and display cards thereof and method for processing graphs of computer system
CN206274660U (en) A kind of processing system for video
WO2010047474A4 (en) Source driver integrated circuit that enables multipaired data interface, and display panel driving system including the source driver integrated circuit
US20030086503A1 (en) Apparatus and method for passing large bitwidth data over a low bitwidth datapath
CN1290316C (en) Apparatus and method for outputting video data
US7460603B2 (en) Signal interface
US9412294B2 (en) Data transmission device, data transmission method and display device
CN103186248A (en) Remote management system and remote management method thereof
US7773718B2 (en) Shift register circuit
CN216980094U (en) Signal processing system and display system applied to LED display equipment
US8390605B2 (en) Interface circuit and method for transmitting data through the same
US11249712B2 (en) Display system, transmission device and relay device
CN215871672U (en) Receiving circuit and test equipment of polymorphic type signal
US11545113B1 (en) Display control integrated circuit applicable to performing multi-display processing in display device
CN111010594B (en) Video signal conversion method and conversion device for display equipment
KR20130026793A (en) Inspection devide for lcd with multiple interface

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 09822150

Country of ref document: EP

Kind code of ref document: A2

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 09822150

Country of ref document: EP

Kind code of ref document: A2