WO2010034167A1 - 一种集成电路的处理器结构 - Google Patents
一种集成电路的处理器结构 Download PDFInfo
- Publication number
- WO2010034167A1 WO2010034167A1 PCT/CN2008/073514 CN2008073514W WO2010034167A1 WO 2010034167 A1 WO2010034167 A1 WO 2010034167A1 CN 2008073514 W CN2008073514 W CN 2008073514W WO 2010034167 A1 WO2010034167 A1 WO 2010034167A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- data
- configuration
- processor
- register
- instruction
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored program computers
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/34—Addressing or accessing the instruction operand or the result ; Formation of operand address; Addressing modes
- G06F9/345—Addressing or accessing the instruction operand or the result ; Formation of operand address; Addressing modes of multiple operands or results
- G06F9/3455—Addressing or accessing the instruction operand or the result ; Formation of operand address; Addressing modes of multiple operands or results using stride
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
- G06F9/3885—Concurrent instruction execution, e.g. pipeline, look ahead using a plurality of independent parallel functional units
- G06F9/3893—Concurrent instruction execution, e.g. pipeline, look ahead using a plurality of independent parallel functional units controlled in tandem, e.g. multiplier-accumulator
- G06F9/3895—Concurrent instruction execution, e.g. pipeline, look ahead using a plurality of independent parallel functional units controlled in tandem, e.g. multiplier-accumulator for complex operations, e.g. multidimensional or interleaved address generators, macros
- G06F9/3897—Concurrent instruction execution, e.g. pipeline, look ahead using a plurality of independent parallel functional units controlled in tandem, e.g. multiplier-accumulator for complex operations, e.g. multidimensional or interleaved address generators, macros with adaptable data path
Description
Claims
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/121,406 US20110271078A1 (en) | 2008-09-28 | 2008-12-15 | Processor structure of integrated circuit |
Applications Claiming Priority (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN200810216362.9 | 2008-09-28 | ||
CN200810216362A CN101685389B (zh) | 2008-09-28 | 2008-09-28 | 一种处理器 |
CN200810216858.6 | 2008-10-20 | ||
CN200810216859.0 | 2008-10-20 | ||
CN2008102168590A CN101727434B (zh) | 2008-10-20 | 2008-10-20 | 一种特定应用算法专用集成电路结构 |
CN2008102168586A CN101727433B (zh) | 2008-10-20 | 2008-10-20 | 一种处理器结构 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2010034167A1 true WO2010034167A1 (zh) | 2010-04-01 |
Family
ID=42059279
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/CN2008/073514 WO2010034167A1 (zh) | 2008-09-28 | 2008-12-15 | 一种集成电路的处理器结构 |
Country Status (2)
Country | Link |
---|---|
US (1) | US20110271078A1 (zh) |
WO (1) | WO2010034167A1 (zh) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9529571B2 (en) * | 2011-10-05 | 2016-12-27 | Telefonaktiebolaget Lm Ericsson (Publ) | SIMD memory circuit and methodology to support upsampling, downsampling and transposition |
GB2522661B (en) | 2014-01-31 | 2021-03-31 | Metaswitch Networks Ltd | Context configuration |
US11573834B2 (en) * | 2019-08-22 | 2023-02-07 | Micron Technology, Inc. | Computational partition for a multi-threaded, self-scheduling reconfigurable computing fabric |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1659540A (zh) * | 2002-06-03 | 2005-08-24 | 皇家飞利浦电子股份有限公司 | 可重配置集成电路 |
CN101136070A (zh) * | 2007-10-18 | 2008-03-05 | 复旦大学 | 基于可重构架构的多协议射频标签读写器基带处理器 |
CN101211330A (zh) * | 2006-12-25 | 2008-07-02 | 顾士平 | 可编程指令集计算机集成电路 |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH07111713B2 (ja) * | 1988-02-24 | 1995-11-29 | 富士通株式会社 | 構成変更制御方式 |
US7007203B2 (en) * | 2002-08-02 | 2006-02-28 | Motorola, Inc. | Error checking in a reconfigurable logic signal processor (RLSP) |
US8478947B2 (en) * | 2005-07-05 | 2013-07-02 | Arm Limited | Memory controller |
US7664915B2 (en) * | 2006-12-19 | 2010-02-16 | Intel Corporation | High performance raid-6 system architecture with pattern matching |
-
2008
- 2008-12-15 WO PCT/CN2008/073514 patent/WO2010034167A1/zh active Application Filing
- 2008-12-15 US US13/121,406 patent/US20110271078A1/en not_active Abandoned
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1659540A (zh) * | 2002-06-03 | 2005-08-24 | 皇家飞利浦电子股份有限公司 | 可重配置集成电路 |
CN101211330A (zh) * | 2006-12-25 | 2008-07-02 | 顾士平 | 可编程指令集计算机集成电路 |
CN101136070A (zh) * | 2007-10-18 | 2008-03-05 | 复旦大学 | 基于可重构架构的多协议射频标签读写器基带处理器 |
Also Published As
Publication number | Publication date |
---|---|
US20110271078A1 (en) | 2011-11-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN109716318B (zh) | 配置硬件在运行时期间多种模式下操作的装置和方法 | |
US7200735B2 (en) | High-performance hybrid processor with configurable execution units | |
JP4339245B2 (ja) | スカラー/ベクトルプロセッサ | |
US4553203A (en) | Easily schedulable horizontal computer | |
JP2016517570A (ja) | マルチモードベクトル処理を提供するためのプログラム可能データ経路構成を有するベクトル処理エンジン、ならびに関連ベクトルプロセッサ、システム、および方法 | |
JP2008537268A (ja) | 可変精度相互接続を具えたデータ処理エレメントの配列 | |
JP2000020305A (ja) | カスタマイズ可能な命令セット・プロセッサの方法およびア―キテクチャ | |
US7383419B2 (en) | Address generation unit for a processor | |
US20060265571A1 (en) | Processor with different types of control units for jointly used resources | |
US8402251B2 (en) | Selecting configuration memory address for execution circuit conditionally based on input address or computation result of preceding execution circuit as address | |
WO2010034167A1 (zh) | 一种集成电路的处理器结构 | |
US20150169494A1 (en) | Data path configuration component, signal processing device and method therefor | |
JP4073721B2 (ja) | データ処理装置 | |
CN112486907A (zh) | 可重构处理器上多层循环任务的硬件实现方法 | |
US7917707B2 (en) | Semiconductor device | |
US4811201A (en) | Interconnect circuit | |
CN101727434B (zh) | 一种特定应用算法专用集成电路结构 | |
Abdelhamid et al. | MITRACA: A next-gen heterogeneous architecture | |
JP2001202241A (ja) | 実行パケットが2以上の取出しパケットをスパンするマイクロプロセッサを備えるディジタル処理システム及び同システムの操作方法 | |
WO2010013427A1 (ja) | 集積回路 | |
CN101685389A (zh) | 一种处理器结构 | |
JP7250953B2 (ja) | データ処理装置、及び人工知能チップ | |
JPH09305401A (ja) | コンピュータ及びコンパイラ | |
CN117009287A (zh) | 一种于弹性队列存储的动态可重构处理器 | |
JP2003114797A (ja) | データ処理装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 08877037 Country of ref document: EP Kind code of ref document: A1 |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
WWE | Wipo information: entry into national phase |
Ref document number: 13121406 Country of ref document: US |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 08877037 Country of ref document: EP Kind code of ref document: A1 |
|
32PN | Ep: public notification in the ep bulletin as address of the adressee cannot be established |
Free format text: NOTING OF LOSS OF RIGHTS PURSUANT TO RULE 112(1) EPC (EPO FORM 1205A DATED 10/06/2011) |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 08877037 Country of ref document: EP Kind code of ref document: A1 |