WO2009102128A3 - 교차 입력신호 변조기 - Google Patents

교차 입력신호 변조기 Download PDF

Info

Publication number
WO2009102128A3
WO2009102128A3 PCT/KR2009/000594 KR2009000594W WO2009102128A3 WO 2009102128 A3 WO2009102128 A3 WO 2009102128A3 KR 2009000594 W KR2009000594 W KR 2009000594W WO 2009102128 A3 WO2009102128 A3 WO 2009102128A3
Authority
WO
WIPO (PCT)
Prior art keywords
integrator
signals
order
transmitting
input signal
Prior art date
Application number
PCT/KR2009/000594
Other languages
English (en)
French (fr)
Other versions
WO2009102128A2 (ko
Inventor
이수형
신재영
Original Assignee
주식회사 씨자인
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 주식회사 씨자인 filed Critical 주식회사 씨자인
Priority to US12/867,338 priority Critical patent/US8169244B2/en
Publication of WO2009102128A2 publication Critical patent/WO2009102128A2/ko
Publication of WO2009102128A3 publication Critical patent/WO2009102128A3/ko

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K7/00—Modulating pulses with a continuously-variable modulating signal
    • H03K7/08—Duration or width modulation ; Duty cycle modulation
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/20—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers
    • H03F3/21—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers with semiconductor devices only
    • H03F3/217—Class D power amplifiers; Switching amplifiers

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Amplifiers (AREA)
  • Pulse Circuits (AREA)

Abstract

본 발명은 펄스 폭 변조기에 관한 것으로서, 보다 상세하게는 크로스-커플드(Cross Coupled) 펄스 폭 모듈레이터에 관한 것이다. 본 발명에 따른 교차 입력신호 변조기는, 제1 입력신호와 출력신호의 피드백 신호를 1차 적분하여 제2 적분기로 전달하는 제1 적분기 및 상기 제1 적분기의 신호와 제2 입력신호를 2차 적분하여 전달하는 제2 적분기를 포함하는 포지티브 패스 블럭(Positive path block)과; 상기 제2 입력신호와 출력신호의 피드백 신호를 1차 적분하여 제4 적분기로 전달하는 제3 적분기 및 상기 제3 적분기의 신호와 상기 제1 입력신호를 2차 적분하여 전달하는 제4 적분기를 포함하는 네거티브 패스 블럭(Negative path block);을 포함하여 이루어진다. 이러한 구성에 의하면, 2개의 적분기의 입력을 크로스 커플링시켜 정확한 차동 펄스 폭 변조(PWM) 신호를 생성할 수 있고, 구현상의 단순화 및 적용면적의 최소화가 가능한 피드백 시스템을 적용하여 집적회로 구현의 최적화를 가능하게 한다.
PCT/KR2009/000594 2008-02-12 2009-02-09 교차 입력신호 변조기 WO2009102128A2 (ko)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US12/867,338 US8169244B2 (en) 2008-02-12 2009-02-09 Crossing input signal modulator

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR1020080012690A KR100963847B1 (ko) 2008-02-12 2008-02-12 교차 입력신호 변조기
KR10-2008-0012690 2008-02-12

Publications (2)

Publication Number Publication Date
WO2009102128A2 WO2009102128A2 (ko) 2009-08-20
WO2009102128A3 true WO2009102128A3 (ko) 2009-11-26

Family

ID=40957362

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/KR2009/000594 WO2009102128A2 (ko) 2008-02-12 2009-02-09 교차 입력신호 변조기

Country Status (3)

Country Link
US (1) US8169244B2 (ko)
KR (1) KR100963847B1 (ko)
WO (1) WO2009102128A2 (ko)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP2451062B1 (en) * 2010-11-08 2018-10-24 Nxp B.V. PFC with multi-channel error feedback
US8624635B2 (en) * 2011-11-30 2014-01-07 Egalax—Empia Technology Inc. Sensor circuit for concurrent integration of multiple differential signals and operating method thereof
CN103138762B (zh) * 2011-11-30 2016-04-27 禾瑞亚科技股份有限公司 多阶取样保持电路

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08168239A (ja) * 1994-12-14 1996-06-25 Nec Corp ゼロボルトスイッチパルス幅変調型スイッチングレギュレータの制御回路
KR20060005346A (ko) * 2003-03-24 2006-01-17 방 앤드 올루프센 아이스파워 에이/에스 디지털 펄스폭 제어 발진 변조기
KR20060013204A (ko) * 2004-08-06 2006-02-09 학교법인 포항공과대학교 위상변화가 없는 디지털 방식의 펄스 폭 제어 루프 회로
JP2006081294A (ja) * 2004-09-09 2006-03-23 Rohm Co Ltd パルス幅変調駆動回路およびモータ駆動装置
KR20060094291A (ko) * 2005-02-24 2006-08-29 삼성전자주식회사 자가 발진형 펄스 폭 변조회로 및 펄스 폭 변조 방법

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3594649A (en) * 1969-02-14 1971-07-20 Minnesota Mining & Mfg Voltage-controlled oscillator
JP3878320B2 (ja) 1998-03-25 2007-02-07 株式会社ルネサステクノロジ 出力回路、パルス幅変調回路および半導体集積回路

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08168239A (ja) * 1994-12-14 1996-06-25 Nec Corp ゼロボルトスイッチパルス幅変調型スイッチングレギュレータの制御回路
KR20060005346A (ko) * 2003-03-24 2006-01-17 방 앤드 올루프센 아이스파워 에이/에스 디지털 펄스폭 제어 발진 변조기
KR20060013204A (ko) * 2004-08-06 2006-02-09 학교법인 포항공과대학교 위상변화가 없는 디지털 방식의 펄스 폭 제어 루프 회로
JP2006081294A (ja) * 2004-09-09 2006-03-23 Rohm Co Ltd パルス幅変調駆動回路およびモータ駆動装置
KR20060094291A (ko) * 2005-02-24 2006-08-29 삼성전자주식회사 자가 발진형 펄스 폭 변조회로 및 펄스 폭 변조 방법

Also Published As

Publication number Publication date
KR20090087319A (ko) 2009-08-17
US8169244B2 (en) 2012-05-01
US20100308889A1 (en) 2010-12-09
WO2009102128A2 (ko) 2009-08-20
KR100963847B1 (ko) 2010-06-16

Similar Documents

Publication Publication Date Title
WO2012166821A3 (en) Spike domain circuit and modeling method
WO2013190386A3 (en) Low-complexity, highly-spectrally-efficient communications
WO2017034777A8 (en) A transmitter circuit for and methods of generating a modulated signal in a transmitter
WO2011075540A3 (en) Techniques for providing reduced duty cycle distortion
WO2012117291A3 (en) Fully digital chaotic differential equation-based systems and methods
WO2008108195A1 (ja) ドライバ回路
WO2010027552A3 (en) System and method for time-to-voltage conversion with lock-out logic
WO2012160143A3 (de) Verfahren zum betreiben einer hallsensoranordnung und hallsensoranordnung
WO2010081019A3 (en) All-optical logic gates and methods for their fabrication
WO2007124043A8 (en) Goal-directed cloth simulation
DK2165567T3 (da) Fremgangsmåde til feedbackophævelse i et høreapparat og et høreapparat
WO2007124362A3 (en) Gate leakage insensitive current mirror circuit
WO2009102128A3 (ko) 교차 입력신호 변조기
WO2008039781A3 (en) Asymmetric rise/fall time and duty cycle control circuit
WO2015017752A3 (en) Switching module for a valve controller
WO2008103165A3 (en) Fully differential amplifier with continuous-time offset reduction
WO2014137709A3 (en) Transfer function generation based on pulse-width modulation information
TW200744320A (en) Closed loop control system and method for dynamically changing the loop bandwidth thereof
WO2013142782A3 (en) Low gm transconductor
MY157208A (en) Photonic matched filter
Lei et al. Chaos synchronization and parameter estimation of single-degree-of-freedom oscillators via adaptive control
WO2013023653A3 (de) Schaltungsanordnung und verfahren zum uebertragen von signalen
ATE497613T1 (de) Steuerschaltung für einen gleichstrom-gleichstrom-wandler
DE602005012384D1 (de) Mehrkanaliges impulsmodulatorsystem
TW201643587A (en) Regulator circuit and operation method thereof

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 09710353

Country of ref document: EP

Kind code of ref document: A2

NENP Non-entry into the national phase

Ref country code: DE

WWE Wipo information: entry into national phase

Ref document number: 12867338

Country of ref document: US

122 Ep: pct application non-entry in european phase

Ref document number: 09710353

Country of ref document: EP

Kind code of ref document: A2