WO2009100802A3 - Schaltungsanordnung und verfahren zum testen einer rücksetzschaltung - Google Patents

Schaltungsanordnung und verfahren zum testen einer rücksetzschaltung Download PDF

Info

Publication number
WO2009100802A3
WO2009100802A3 PCT/EP2009/000086 EP2009000086W WO2009100802A3 WO 2009100802 A3 WO2009100802 A3 WO 2009100802A3 EP 2009000086 W EP2009000086 W EP 2009000086W WO 2009100802 A3 WO2009100802 A3 WO 2009100802A3
Authority
WO
WIPO (PCT)
Prior art keywords
input
voltage
circuit
reset circuit
testing
Prior art date
Application number
PCT/EP2009/000086
Other languages
English (en)
French (fr)
Other versions
WO2009100802A2 (de
Inventor
Karl Georg Waser
Original Assignee
Austriamicrosystems Ag
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Austriamicrosystems Ag filed Critical Austriamicrosystems Ag
Priority to KR1020107017654A priority Critical patent/KR101148345B1/ko
Priority to US12/812,581 priority patent/US8564323B2/en
Publication of WO2009100802A2 publication Critical patent/WO2009100802A2/de
Publication of WO2009100802A3 publication Critical patent/WO2009100802A3/de

Links

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/316—Testing of analog circuits
    • G01R31/3163—Functional testing
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
    • H03K17/22—Modifications for ensuring a predetermined initial state when the supply voltage has been applied
    • H03K17/223—Modifications for ensuring a predetermined initial state when the supply voltage has been applied in field-effect transistor switches
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/02—Detection or location of defective auxiliary circuits, e.g. defective refresh counters

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Electronic Switches (AREA)

Abstract

Eine Schaltungsanordnung (10) zum Testen einer Rücksetzschaltung (11) umfasst die Rücksetzschaltung (11) und einen Umschalter (14). Die Rücksetzschaltung weist einen Spannungseingang (12) zum Zuführen einer Eingangsspannung (VDD) und einen Ausgang (13) zum Bereitstellen eines Rücksetzsignals (POR) in Abhängigkeit der Eingangsspannung (VDD) auf. Der Umschalter (14) umfasst einen ersten Eingang (15) zum Zuführen einer Testspannung (VTM), einen zweiten Eingang (16) zum Zuführen einer Versorgungsspannung (VBAT), einen Steuereingang (17) zum Umschalten zwischen dem ersten und dem zweiten Eingang (15, 16) in Abhängigkeit eines Testeinstellsignals (TM) und einen Ausgang (18), der mit dem Spannungseingang (12) der Rücksetzschaltung (11) gekoppelt ist.
PCT/EP2009/000086 2008-01-10 2009-01-09 Schaltungsanordnung und verfahren zum testen einer rücksetzschaltung WO2009100802A2 (de)

Priority Applications (2)

Application Number Priority Date Filing Date Title
KR1020107017654A KR101148345B1 (ko) 2008-01-10 2009-01-09 리셋 회로 테스트용 회로 장치 및 방법
US12/812,581 US8564323B2 (en) 2008-01-10 2009-01-09 Circuit arrangement and method for testing a reset circuit

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE102008003819.9 2008-01-10
DE102008003819.9A DE102008003819B4 (de) 2008-01-10 2008-01-10 Schaltungsanordnung und Verfahren zum Testen einer Rücksetzschaltung

Publications (2)

Publication Number Publication Date
WO2009100802A2 WO2009100802A2 (de) 2009-08-20
WO2009100802A3 true WO2009100802A3 (de) 2009-10-22

Family

ID=40578496

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/EP2009/000086 WO2009100802A2 (de) 2008-01-10 2009-01-09 Schaltungsanordnung und verfahren zum testen einer rücksetzschaltung

Country Status (4)

Country Link
US (1) US8564323B2 (de)
KR (1) KR101148345B1 (de)
DE (1) DE102008003819B4 (de)
WO (1) WO2009100802A2 (de)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5852537B2 (ja) * 2012-09-25 2016-02-03 ルネサスエレクトロニクス株式会社 半導体装置
US10291146B2 (en) * 2017-03-30 2019-05-14 Infineon Technologies Ag Gate driver circuit for a rectifier device including a cascade of transistor stages
CN108132434A (zh) * 2017-12-14 2018-06-08 上海贝岭股份有限公司 Por电路的测试系统及集成电路
JP7297658B2 (ja) * 2019-12-25 2023-06-26 アルプスアルパイン株式会社 リセット装置、回路装置及びリセット方法

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020046388A1 (en) * 2000-10-17 2002-04-18 Shuuichi Shirata Semiconductor integrated circuitry
US20060041811A1 (en) * 2004-08-19 2006-02-23 Hon Hai Precision Industry Co., Ltd. Circuit for testing power down reset function of an electronic device
US20070266280A1 (en) * 2006-03-31 2007-11-15 Atmel Corporation Method and Apparatus to Test the Power-on-Reset Trip Point of an Integrated Circuit

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4849681A (en) * 1987-07-07 1989-07-18 U.S. Philips Corporation Battery-powered device
US6473852B1 (en) * 1998-10-30 2002-10-29 Fairchild Semiconductor Corporation Method and circuit for performing automatic power on reset of an integrated circuit
IT1319820B1 (it) * 2000-01-28 2003-11-03 St Microelectronics Srl Circuito di reset di accensione a basso consumo per memorie asemiconduttore
US6794946B2 (en) * 2000-05-22 2004-09-21 Ramin Farjad-Rad Frequency acquisition for data recovery loops
TWI244261B (en) * 2004-11-25 2005-11-21 Sunplus Technology Co Ltd Power on reset circuit
KR20070076080A (ko) * 2006-01-17 2007-07-24 삼성전자주식회사 반도체 메모리 장치의 테스트 장치 및 테스트 방법
US7710105B2 (en) * 2006-03-14 2010-05-04 Atmel Corporation Circuit reset testing methods

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020046388A1 (en) * 2000-10-17 2002-04-18 Shuuichi Shirata Semiconductor integrated circuitry
US20060041811A1 (en) * 2004-08-19 2006-02-23 Hon Hai Precision Industry Co., Ltd. Circuit for testing power down reset function of an electronic device
US20070266280A1 (en) * 2006-03-31 2007-11-15 Atmel Corporation Method and Apparatus to Test the Power-on-Reset Trip Point of an Integrated Circuit

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
LAI XINQUAN YU ET AL: "A Low Quiescent Current and Reset Time Adjustable Power-on Reset Circuit", ASIC, 2005. ASICON 2005. 6TH INTERNATIONAL CONFERENCE ON SHANGHAI, CHINA 24-27 OCT. 2005, PISCATAWAY, NJ, USA,IEEE, vol. 2, 24 October 2005 (2005-10-24), pages 568 - 571, XP010904497, ISBN: 978-0-7803-9210-6 *

Also Published As

Publication number Publication date
US8564323B2 (en) 2013-10-22
US20110025365A1 (en) 2011-02-03
WO2009100802A2 (de) 2009-08-20
DE102008003819B4 (de) 2015-06-18
KR101148345B1 (ko) 2012-05-21
KR20100110360A (ko) 2010-10-12
DE102008003819A1 (de) 2009-07-23

Similar Documents

Publication Publication Date Title
WO2011014849A3 (en) Bias current monitor and control mechanism for amplifiers
NZ593772A (en) Communication across an inductive link with a dynamic load
WO2009002679A3 (en) Calibration circuits and methods for proximity detector
WO2007102106A3 (en) Supply circuit and device comprising a supply circuit
SI1851846T1 (sl) Razsmernik
EP2168522A3 (de) Mikrowellensystemseinstellungsvorrichtung
WO2007049210A3 (en) Analog ic having test arrangement and test method for such an ic
WO2008097305A3 (en) Adaptive output current control for switching circuits
MX2013013032A (es) Circuito de conmutacion y modulo de semiconductor.
WO2007082692A3 (de) Schaltungsanordnung und verfahren zur ansteuerung einer elektrischen last
EP2048783A3 (de) Elektronisches System mit Ausgleich von Prozess-, Spannungs- und Temperaturauswirkungen
GB2463406A (en) Controlling a bias voltage for a mach-zehnder modulator
TW200721647A (en) A DC to DC converter having linear mode and switch mode capabilities, a controller, a control method and an apparatus of said converter
TW200629030A (en) Semiconductor integrated circuit
WO2011060248A3 (en) Clock turn-on strategy for power management
WO2008024901A3 (en) Process and temperature-independent voltage controlled attenuator and method
WO2011067655A3 (en) Power supply device, vehicle, and charging system
WO2008089317A3 (en) Circuits, systems, and methods for frequency translation and signal distribution
WO2008113956A3 (fr) Pilotage d'une pluralite de bobines bougies via un unique etage de puissance
WO2012072629A3 (de) Steuer- und/oder regelungsmittel für ein leuchtdiodenfeld; schaltungsanordnung mit einem solchen steuer- und/oder regelungsmittel und verfahren zum betreiben einer solchen schaltungsanordnung
WO2010073213A3 (en) Circuit for compensating influence of temperature on a resonator
WO2009100802A3 (de) Schaltungsanordnung und verfahren zum testen einer rücksetzschaltung
WO2011139441A3 (en) Open circuit detector and method therefore
EP1967831A3 (de) Temperaturauslösegerät
WO2009020950A3 (en) Power control and status circuitry for communicating power on reset control and status via a single electrode

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 09711296

Country of ref document: EP

Kind code of ref document: A2

DPE1 Request for preliminary examination filed after expiration of 19th month from priority date (pct application filed from 20040101)
NENP Non-entry into the national phase

Ref country code: DE

ENP Entry into the national phase

Ref document number: 20107017654

Country of ref document: KR

Kind code of ref document: A

WWE Wipo information: entry into national phase

Ref document number: 12812581

Country of ref document: US

122 Ep: pct application non-entry in european phase

Ref document number: 09711296

Country of ref document: EP

Kind code of ref document: A2