WO2009022427A1 - 取得装置、試験装置および製造方法 - Google Patents

取得装置、試験装置および製造方法 Download PDF

Info

Publication number
WO2009022427A1
WO2009022427A1 PCT/JP2007/065965 JP2007065965W WO2009022427A1 WO 2009022427 A1 WO2009022427 A1 WO 2009022427A1 JP 2007065965 W JP2007065965 W JP 2007065965W WO 2009022427 A1 WO2009022427 A1 WO 2009022427A1
Authority
WO
WIPO (PCT)
Prior art keywords
signal
strobe
observed
strobe signal
flip
Prior art date
Application number
PCT/JP2007/065965
Other languages
English (en)
French (fr)
Inventor
Satoru Kondo
Original Assignee
Advantest Corporation
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advantest Corporation filed Critical Advantest Corporation
Priority to PCT/JP2007/065965 priority Critical patent/WO2009022427A1/ja
Priority to JP2009528015A priority patent/JP5113846B2/ja
Publication of WO2009022427A1 publication Critical patent/WO2009022427A1/ja

Links

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/319—Tester hardware, i.e. output processing circuits
    • G01R31/3193—Tester hardware, i.e. output processing circuits with comparison between actual response and known fault free response
    • G01R31/31937—Timing aspects, e.g. measuring propagation delay
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/319—Tester hardware, i.e. output processing circuits
    • G01R31/31917—Stimuli generation or application of test patterns to the device under test [DUT]
    • G01R31/31922—Timing generation or clock distribution

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Testing, Inspecting, Measuring Of Stereoscopic Televisions And Televisions (AREA)

Abstract

　観測対象の信号を取り込むべきタイミングを示すストローブ信号を発生するストローブ発生部と、観測対象信号をストローブ信号のタイミングで取得するフリップフロップと、直前のストローブ信号に応じてフリップフロップにより取得された直前の観測対象信号の値に応じて、次の観測対象信号を取り込むための次のストローブ信号のタイミングを変更する変更部と、を備える取得装置を提供する。変更部は、ストローブ信号を、互いに異なる遅延量だけ遅延させる複数の遅延部と、複数の遅延部により互いに異なる遅延量だけ遅延された複数のストローブ信号の中から、直前の観測対象信号の値に応じて次のストローブ信号を選択する選択部と、を有し、フリップフロップは、選択部により選択された次のストローブ信号を入力してよい。
PCT/JP2007/065965 2007-08-16 2007-08-16 取得装置、試験装置および製造方法 WO2009022427A1 (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
PCT/JP2007/065965 WO2009022427A1 (ja) 2007-08-16 2007-08-16 取得装置、試験装置および製造方法
JP2009528015A JP5113846B2 (ja) 2007-08-16 2007-08-16 取得装置、試験装置および製造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/JP2007/065965 WO2009022427A1 (ja) 2007-08-16 2007-08-16 取得装置、試験装置および製造方法

Publications (1)

Publication Number Publication Date
WO2009022427A1 true WO2009022427A1 (ja) 2009-02-19

Family

ID=40350491

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2007/065965 WO2009022427A1 (ja) 2007-08-16 2007-08-16 取得装置、試験装置および製造方法

Country Status (2)

Country Link
JP (1) JP5113846B2 (ja)
WO (1) WO2009022427A1 (ja)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05327435A (ja) * 1992-05-20 1993-12-10 Matsushita Electron Corp 半導体集積回路装置
JPH0836037A (ja) * 1994-07-20 1996-02-06 Advantest Corp 伝送経路の伝播遅延時間測定回路
JP2001201532A (ja) * 2000-01-18 2001-07-27 Advantest Corp 半導体デバイス試験方法・半導体デバイス試験装置
JP2005285160A (ja) * 2004-03-26 2005-10-13 Advantest Corp 試験装置及び試験方法

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05327435A (ja) * 1992-05-20 1993-12-10 Matsushita Electron Corp 半導体集積回路装置
JPH0836037A (ja) * 1994-07-20 1996-02-06 Advantest Corp 伝送経路の伝播遅延時間測定回路
JP2001201532A (ja) * 2000-01-18 2001-07-27 Advantest Corp 半導体デバイス試験方法・半導体デバイス試験装置
JP2005285160A (ja) * 2004-03-26 2005-10-13 Advantest Corp 試験装置及び試験方法

Also Published As

Publication number Publication date
JPWO2009022427A1 (ja) 2010-11-11
JP5113846B2 (ja) 2013-01-09

Similar Documents

Publication Publication Date Title
WO2010002935A3 (en) Tracker circuit and method for automated test equipment systems
WO2010117698A3 (en) Method and apparatus for testing multiple data signal transceivers substantially simultaneously with common transceiver tester
WO2008093036A3 (en) Adaptive radar
WO2008156616A3 (en) Method and system for optoelectronic detection and location of objects
WO2008156608A3 (en) Method and system for optoelectronic detection and location of objects
WO2008114509A1 (ja) クロックデータリカバリ回路、方法ならびにそれらを利用した試験装置
WO2016022064A3 (en) Aligning measurement gaps and discovery signals
GB2445497A (en) Time multiplexed dynamic on-die termination
WO2009022691A1 (ja) 試験装置
WO2008058256A3 (en) Serializer/deserializers for use in optoelectronic devices
WO2008061052A3 (en) Delay line calibration
JP2010288235A5 (ja) 半導体装置
WO2008042168A3 (en) Tester input/output sharing
WO2009001451A1 (ja) 検出装置及び試験装置
WO2011088369A3 (en) Clock and data recovery for burst-mode serial signals
WO2007053414A3 (en) Method and apparatus for adjustment of synchronous clock signals
EP2096785A3 (en) Clock regeneration circuit
WO2014140912A3 (en) Apparatus for inserting delay, nuclear medicine imaging apparatus, method for inserting delay, and method of calibration
WO2007099579A9 (ja) Ｒａｍマクロ、そのタイミング生成回路
WO2008022251A3 (en) Multiple probe acquisition system
TW200730852A (en) Testing device, adjusting device, adjusting method and adjusting program
WO2006086256A3 (en) Pattern trigger in a coherent timebase
WO2009004874A1 (ja) 撮像装置および方法
WO2008114307A1 (ja) 遅延回路及び該回路の試験方法
JP2008154285A5 (ja)

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 07792595

Country of ref document: EP

Kind code of ref document: A1

ENP Entry into the national phase

Ref document number: 2009528015

Country of ref document: JP

Kind code of ref document: A

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 07792595

Country of ref document: EP

Kind code of ref document: A1