TW200730852A - Testing device, adjusting device, adjusting method and adjusting program - Google Patents

Testing device, adjusting device, adjusting method and adjusting program

Info

Publication number
TW200730852A
TW200730852A TW095147612A TW95147612A TW200730852A TW 200730852 A TW200730852 A TW 200730852A TW 095147612 A TW095147612 A TW 095147612A TW 95147612 A TW95147612 A TW 95147612A TW 200730852 A TW200730852 A TW 200730852A
Authority
TW
Taiwan
Prior art keywords
signal input
signal
section
adjusting
output
Prior art date
Application number
TW095147612A
Other languages
Chinese (zh)
Other versions
TWI318301B (en
Inventor
Yasuo Matsubara
Manabu Takasaki
Original Assignee
Advantest Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advantest Corp filed Critical Advantest Corp
Publication of TW200730852A publication Critical patent/TW200730852A/en
Application granted granted Critical
Publication of TWI318301B publication Critical patent/TWI318301B/en

Links

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/319—Tester hardware, i.e. output processing circuits
    • G01R31/31903—Tester hardware, i.e. output processing circuits tester configuration
    • G01R31/31905—Interface with the device under test [DUT], e.g. arrangements between the test head and the DUT, mechanical aspects, fixture
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/31703—Comparison aspects, e.g. signature analysis, comparators

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Tests Of Electronic Circuits (AREA)

Abstract

In this invention, a testing device testing a tested device includes several signal input/output sections, which have respectively a signal output section and a signal input section. At first, as for each signal input/output section, it is adjusted so that the phase difference from the time when the signal output section outputs signals until that the signal input section inputs said signals is approximately equal to that of another signal input/output section. Then, in a state that several signal input/output sections are mutually connected, in order to let the signal outputted by the first signal output section be inputted by the second signal input section, the shift amount that should shift the signal input timing is detected, and in order to let the signal outputted by the second signal output section be inputted by the first signal input section, the shift amount that should shift the signal input timing is detected. Then, an adjustment is performed according to these shift amounts, so that the phases of the signal input/output of the first and the second signal input/output sections are approximately equal.
TW095147612A 2005-12-19 2006-12-19 Testing device, adjusting device, adjusting method and record medium having recorded an adjusting program TWI318301B (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2005365261 2005-12-19
JP2006284569 2006-10-19

Publications (2)

Publication Number Publication Date
TW200730852A true TW200730852A (en) 2007-08-16
TWI318301B TWI318301B (en) 2009-12-11

Family

ID=38188519

Family Applications (1)

Application Number Title Priority Date Filing Date
TW095147612A TWI318301B (en) 2005-12-19 2006-12-19 Testing device, adjusting device, adjusting method and record medium having recorded an adjusting program

Country Status (3)

Country Link
JP (1) JP4948421B2 (en)
TW (1) TWI318301B (en)
WO (1) WO2007072738A1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI400463B (en) * 2009-06-29 2013-07-01 Advantest Corp A system for correcting a signal of a test device relating to a test piece of the test element and a correction method of the signal, and a computer program for causing the computer to function to correct the signal

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5023983B2 (en) * 2007-11-14 2012-09-12 横河電機株式会社 Semiconductor test equipment
WO2009069209A1 (en) * 2007-11-29 2009-06-04 Advantest Corporation Short-circuit wiring fixture, method for measuring skew, and method for adjusting skew
JPWO2009150819A1 (en) * 2008-06-10 2011-11-10 株式会社アドバンテスト Test module, test apparatus and test method
JPWO2010007770A1 (en) * 2008-07-15 2012-01-05 株式会社アドバンテスト Test equipment
WO2010095167A1 (en) * 2009-02-17 2010-08-26 株式会社アドバンテスト Test apparatus, calibration method and program
JP2011089857A (en) * 2009-10-21 2011-05-06 Advantest Corp Testing device, adjustment method, board for calibration, adjusting device, and program
TWI519806B (en) * 2014-10-31 2016-02-01 致茂電子股份有限公司 Calibration board and timing calibration method thereof

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH09325174A (en) * 1996-06-06 1997-12-16 Matsushita Electron Corp Semiconductor inspecting instrument
JP3616247B2 (en) * 1998-04-03 2005-02-02 株式会社アドバンテスト Skew adjustment method in IC test apparatus and pseudo device used therefor
DE10296904B4 (en) * 2001-06-07 2010-09-09 Advantest Corp. Method for calibrating a semiconductor tester

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI400463B (en) * 2009-06-29 2013-07-01 Advantest Corp A system for correcting a signal of a test device relating to a test piece of the test element and a correction method of the signal, and a computer program for causing the computer to function to correct the signal

Also Published As

Publication number Publication date
WO2007072738A1 (en) 2007-06-28
TWI318301B (en) 2009-12-11
JP4948421B2 (en) 2012-06-06
JPWO2007072738A1 (en) 2009-05-28

Similar Documents

Publication Publication Date Title
TW200730852A (en) Testing device, adjusting device, adjusting method and adjusting program
WO2009064478A3 (en) Photonic based cross-correlation homodyne detection with low phase noise
WO2009154906A3 (en) Apparatus and method for multi-phase clock generation
TW200703337A (en) Duty cycle correction device
WO2008141102A3 (en) Systems and methods for providing a clock signal
TW200729734A (en) Delay locked loop with selectable delay
TW200741217A (en) Testing apparatus, testing method, jitter filter circuit, and method of jitter filtering
TW200703879A (en) Phase detecting circuit having adjustable gain curve and method thereof
WO2008024659A3 (en) Circuits to delay a signal from a memory device
WO2010117739A3 (en) Time-to-digital converter (tdc) with improved resolution
TW201130229A (en) Delay locked loop and method of driving delay locked loop
WO2007136977B1 (en) Methods and apparatus for testing delay locked loops and clock skew
ATE413757T1 (en) RECEIVER AND METHOD COMPENSATING LINE INEQUALITIES
WO2008061052A3 (en) Delay line calibration
WO2009105762A3 (en) Methods and apparatus that selectively use or bypass a remote pin electronics block to test at least one device under test
WO2010033436A3 (en) Techniques for generating fractional clock signals
JP2019523429A5 (en)
ATE531131T1 (en) METHOD AND DEVICE FOR DISTRIBUTING SEVERAL SIGNAL INPUTS TO SEVERAL INTEGRATED CIRCUITS
TW200736642A (en) Test equipment, test method and recording media
WO2008043427A3 (en) Device and method for synchronizing the states of a plurality of sequential processing units
WO2013188272A3 (en) Optimizing power in a memory device
WO2007099579A8 (en) Ram macro and timing generating circuit for same
TW200740125A (en) Phase frequency detector with limited output pulse width and method thereof
WO2007065040A3 (en) Comparator circuit
IN2010KO00126A (en)

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees