WO2009016825A1 - 符号化装置及び復号化装置 - Google Patents
符号化装置及び復号化装置 Download PDFInfo
- Publication number
- WO2009016825A1 WO2009016825A1 PCT/JP2008/002021 JP2008002021W WO2009016825A1 WO 2009016825 A1 WO2009016825 A1 WO 2009016825A1 JP 2008002021 W JP2008002021 W JP 2008002021W WO 2009016825 A1 WO2009016825 A1 WO 2009016825A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- packet
- loss correction
- decoding
- encoding
- padding
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
- H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
- H03M13/1105—Decoding
- H03M13/1128—Judging correct decoding and iterative stopping criteria other than syndrome check and upper limit for decoding iterations
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
- H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
- H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
- H03M13/1105—Decoding
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/37—Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35
- H03M13/373—Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35 with erasure correction and erasure determination, e.g. for packet loss recovery or setting of erasures for the decoding of Reed-Solomon codes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/63—Joint error correction and other techniques
- H03M13/635—Error control coding in combination with rate matching
- H03M13/6356—Error control coding in combination with rate matching by repetition or insertion of dummy data, i.e. rate reduction
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/63—Joint error correction and other techniques
- H03M13/635—Error control coding in combination with rate matching
- H03M13/6362—Error control coding in combination with rate matching by puncturing
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/65—Purpose and implementation aspects
- H03M13/6508—Flexibility, adaptability, parametrability and configurability of the implementation
- H03M13/6516—Support of multiple code parameters, e.g. generalized Reed-Solomon decoder for a variety of generator polynomials or Galois fields
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0041—Arrangements at the transmitter end
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0056—Systems characterized by the type of code used
- H04L1/0057—Block codes
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0056—Systems characterized by the type of code used
- H04L1/0071—Use of interleaving
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0045—Arrangements at the receiver end
- H04L1/0047—Decoding adapted to other signal detection operation
- H04L1/005—Iterative decoding, including iteration between signal detection and decoding operation
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Probability & Statistics with Applications (AREA)
- Theoretical Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Mathematical Physics (AREA)
- Error Detection And Correction (AREA)
- Detection And Prevention Of Errors In Transmission (AREA)
Abstract
LDPC符号化・復号化において、復号失敗の頻度を効果的に削減する符号化装置及び復号化装置を開示する。消失訂正符号化装置(120)は、情報パケット系列にパディングパケットを付加するパディング部(121)と、パディングパケットと情報パケットとを並べ替えるインタリーブ部(122)と、インタリーブ後のパケット列に対して消失訂正符号化を行う消失訂正符号化部(123)とを備え、インタリーブ部(122)は、低密度パリティ検査符号を定義する検査行列の最小ストッピングセットを構成する変数ノードに基づいてパディングパケットと情報パケットとを並び替える。インタリーブ部(122)の並び替えパターンを、LDPC検査行列の最小ストッピングセットによる消失訂正失敗を回避するような並び替えパターンにすることにより、最小ストッピングセットによる消失訂正失敗の確率を低減することができる。
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/671,188 US8429503B2 (en) | 2007-07-30 | 2008-07-29 | Encoding device and decoding device |
CN200880100937A CN101765977A (zh) | 2007-07-30 | 2008-07-29 | 编码装置和解码装置 |
EP08790285A EP2173035A4 (en) | 2007-07-30 | 2008-07-29 | CODING DEVICE AND DECODING DEVICE |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2007197939 | 2007-07-30 | ||
JP2007-197939 | 2007-07-30 | ||
JP2008-193615 | 2008-07-28 | ||
JP2008193615A JP5354985B2 (ja) | 2007-07-30 | 2008-07-28 | 符号化装置及び復号化装置 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2009016825A1 true WO2009016825A1 (ja) | 2009-02-05 |
Family
ID=40304068
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2008/002021 WO2009016825A1 (ja) | 2007-07-30 | 2008-07-29 | 符号化装置及び復号化装置 |
Country Status (5)
Country | Link |
---|---|
US (1) | US8429503B2 (ja) |
EP (1) | EP2173035A4 (ja) |
JP (1) | JP5354985B2 (ja) |
CN (1) | CN101765977A (ja) |
WO (1) | WO2009016825A1 (ja) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2020166229A1 (ja) * | 2019-02-13 | 2020-08-20 | ソニー株式会社 | 通信装置及び通信方法 |
Families Citing this family (37)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI427936B (zh) * | 2009-05-29 | 2014-02-21 | Sony Corp | 接收設備,接收方法,程式,及接收系統 |
JP2011193434A (ja) | 2009-10-28 | 2011-09-29 | Panasonic Corp | パリティパケットを用いた通信方法、通信装置及び中継器 |
CN104467872B (zh) | 2009-11-13 | 2018-02-02 | 松下电器(美国)知识产权公司 | 编码方法以及解码器 |
US8495476B2 (en) * | 2009-12-17 | 2013-07-23 | Samsung Electronics Co., Ltd | System and method for coding and interleaving for short frame support in visible light communication |
JP5719998B2 (ja) * | 2010-02-10 | 2015-05-20 | パナソニックIpマネジメント株式会社 | 送信装置、受信装置、送信方法及び受信方法 |
JP5521722B2 (ja) | 2010-04-14 | 2014-06-18 | 沖電気工業株式会社 | 符号化装置、復号化装置、符号化・復号化システム、及び、プログラム |
US8976876B2 (en) * | 2010-10-25 | 2015-03-10 | Lsi Corporation | Communications system supporting multiple sector sizes |
JP2012147197A (ja) * | 2011-01-11 | 2012-08-02 | Panasonic Corp | 通信装置、通信方法、及び通信プログラム |
JP6143154B2 (ja) * | 2011-09-21 | 2017-06-07 | Necエンジニアリング株式会社 | 通信システム、配信装置、受信装置、通信方法およびプログラム |
US8914713B2 (en) * | 2011-09-23 | 2014-12-16 | California Institute Of Technology | Erasure coding scheme for deadlines |
JP5238060B2 (ja) * | 2011-09-26 | 2013-07-17 | 日本電信電話株式会社 | 符号化装置及び方法及び符号化・復号化システム及び復号化方法 |
KR102028948B1 (ko) * | 2011-11-08 | 2019-10-17 | 삼성전자주식회사 | 멀티미디어 통신 시스템에서 어플리케이션 계층-순방향 오류 정정 패킷 송/수신 장치 및 방법 |
US8855184B2 (en) * | 2012-01-27 | 2014-10-07 | Futurewei Technologies, Inc. | System and method for non-interleaved signal field |
JPWO2013114496A1 (ja) * | 2012-01-31 | 2015-05-11 | パナソニックIpマネジメント株式会社 | 通信装置および通信方法 |
US9230596B2 (en) * | 2012-03-22 | 2016-01-05 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Systems and methods for variable rate coding in a data processing system |
WO2013145652A1 (ja) * | 2012-03-28 | 2013-10-03 | 日本電気株式会社 | データ通信システムにおける誤り訂正符号制御方法および装置 |
WO2013145650A1 (ja) * | 2012-03-28 | 2013-10-03 | 日本電気株式会社 | データ通信システムにおける通信帯域制御方法および装置 |
US9214964B1 (en) * | 2012-09-24 | 2015-12-15 | Marvell International Ltd. | Systems and methods for configuring product codes for error correction in a hard disk drive |
WO2014127140A1 (en) | 2013-02-13 | 2014-08-21 | Qualcomm Incorporated | Design for lifted ldpc codes having high parallelism, low error floor, and simple encoding principle |
JP6104044B2 (ja) * | 2013-05-14 | 2017-03-29 | 株式会社日立国際電気 | 映像データ伝送装置及び映像データ伝送方法 |
US9489252B1 (en) | 2013-11-08 | 2016-11-08 | Amazon Technologies, Inc. | File recovery using diverse erasure encoded fragments |
CN103840886B (zh) * | 2014-01-24 | 2016-02-24 | 清华大学 | 一种可见光通信中基于多光源的预编码方法 |
US9753807B1 (en) * | 2014-06-17 | 2017-09-05 | Amazon Technologies, Inc. | Generation and verification of erasure encoded fragments |
JP6412741B2 (ja) * | 2014-08-27 | 2018-10-24 | 株式会社エヌ・ティ・ティ・データ | 通信装置、通信方法及びプログラム |
US9552254B1 (en) | 2014-09-29 | 2017-01-24 | Amazon Technologies, Inc. | Verification of erasure encoded fragments |
US9489254B1 (en) | 2014-09-29 | 2016-11-08 | Amazon Technologies, Inc. | Verification of erasure encoded fragments |
JP6331967B2 (ja) * | 2014-10-27 | 2018-05-30 | ソニー株式会社 | 通信装置および通信方法 |
US10340953B2 (en) * | 2015-05-19 | 2019-07-02 | Samsung Electronics Co., Ltd. | Method and apparatus for encoding and decoding low density parity check codes |
CN107735953B (zh) * | 2015-07-03 | 2023-04-14 | 英特尔公司 | 用于在可穿戴装置中进行数据压缩的设备和方法 |
WO2017091018A1 (en) * | 2015-11-24 | 2017-06-01 | Samsung Electronics Co., Ltd. | Method and apparatus for channel encoding/decoding in a communication or broadcasting system |
KR20170060562A (ko) * | 2015-11-24 | 2017-06-01 | 삼성전자주식회사 | 통신 또는 방송 시스템에서 채널 부호화/복호화 방법 및 장치 |
US10243638B2 (en) | 2016-10-04 | 2019-03-26 | At&T Intellectual Property I, L.P. | Forward error correction code selection in wireless systems |
US10270559B2 (en) | 2016-10-04 | 2019-04-23 | At&T Intellectual Property I, L.P. | Single encoder and decoder for forward error correction coding |
US10348334B2 (en) * | 2016-10-25 | 2019-07-09 | International Business Machines Corporation | Reducing a decoding error floor by post-processing codewords encoded by binary symmetry-invariant product codes |
CN108173621B (zh) * | 2016-12-07 | 2022-06-14 | 华为技术有限公司 | 数据传输的方法、发送设备、接收设备和通信系统 |
CN110602011B (zh) * | 2019-08-16 | 2021-11-19 | 华东师范大学 | 一种基于锁相环的数字信号调制解调电路及调制解调方法 |
US11671198B2 (en) * | 2021-09-14 | 2023-06-06 | Western Digital Technologies, Inc. | Processing problematic signal modulation patterns as erasures using wireless communication devices |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH08186570A (ja) | 1994-12-28 | 1996-07-16 | Toshiba Corp | Atm網における誤り制御方法 |
JP2006094012A (ja) | 2004-09-22 | 2006-04-06 | Toshiba Corp | 符号化方法、復号処理方法および通信装置 |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7139959B2 (en) * | 2003-03-24 | 2006-11-21 | Texas Instruments Incorporated | Layered low density parity check decoding for digital communications |
US7673225B2 (en) * | 2005-06-21 | 2010-03-02 | Samsung Electronics Co., Ltd. | Apparatus and method for transmitting/receiving data in a communication system using structured low density parity check code |
KR100943623B1 (ko) * | 2005-09-30 | 2010-02-24 | 삼성전자주식회사 | 저밀도 패러티 검사 부호의 천공기법 |
US7668248B2 (en) * | 2005-10-19 | 2010-02-23 | Texas Instruments Incorporated | High-performance LDPC coding for digital communications in a multiple-input, multiple-output environment |
RU2323520C2 (ru) * | 2006-03-21 | 2008-04-27 | Самсунг Электроникс Ко., Лтд. | Способ передачи голосовых данных в системе цифровой радиосвязи и способ перемежения последовательности кодовых символов (варианты) |
-
2008
- 2008-07-28 JP JP2008193615A patent/JP5354985B2/ja active Active
- 2008-07-29 US US12/671,188 patent/US8429503B2/en active Active
- 2008-07-29 WO PCT/JP2008/002021 patent/WO2009016825A1/ja active Application Filing
- 2008-07-29 CN CN200880100937A patent/CN101765977A/zh active Pending
- 2008-07-29 EP EP08790285A patent/EP2173035A4/en not_active Withdrawn
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH08186570A (ja) | 1994-12-28 | 1996-07-16 | Toshiba Corp | Atm網における誤り制御方法 |
JP2006094012A (ja) | 2004-09-22 | 2006-04-06 | Toshiba Corp | 符号化方法、復号処理方法および通信装置 |
Non-Patent Citations (2)
Title |
---|
CHANGYAN DI; DAVID PROIETTI; I.EMRE TELATAR; THOMAS J.RICHARDSON; RUDIGER L.URBANKE: "Finite-Length Analysis of Low-Density Parity-Check Codes on the Binary Erasure Channel", IEEE TRANSACTION ON INFORMATION THEORY, vol. 48, no. 6, June 2002 (2002-06-01) |
See also references of EP2173035A4 * |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2020166229A1 (ja) * | 2019-02-13 | 2020-08-20 | ソニー株式会社 | 通信装置及び通信方法 |
US11711101B2 (en) | 2019-02-13 | 2023-07-25 | Sony Group Corporation | Communication device and communication method |
Also Published As
Publication number | Publication date |
---|---|
JP2009055603A (ja) | 2009-03-12 |
US20100218066A1 (en) | 2010-08-26 |
EP2173035A4 (en) | 2010-11-17 |
EP2173035A1 (en) | 2010-04-07 |
CN101765977A (zh) | 2010-06-30 |
US8429503B2 (en) | 2013-04-23 |
JP5354985B2 (ja) | 2013-11-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2009016825A1 (ja) | 符号化装置及び復号化装置 | |
WO2009104898A3 (en) | Apparatus and method for encoding and decoding channel in a communication system using low-density parity-check codes | |
MY153328A (en) | Apparatus and method for encoding and decoding channel in a communication system using low-density parity-check codes | |
WO2007057885A3 (en) | Method and device for multi phase error-correction | |
WO2007142476A3 (en) | Method of encoding/decoding using low density check code matrix | |
WO2009041070A1 (ja) | 符号化方法、符号化器、復号器 | |
WO2009008182A1 (ja) | 低密度パリティ検査畳み込み符号(ldpc-cc)符号化器及びldpc-cc復号器 | |
WO2009102146A3 (en) | Method and apparatus for channel encoding and decoding in a communication system using low-density parity-check codes | |
WO2008149216A3 (en) | Computationally efficient convolutional coding with rate-matching | |
MX2019005428A (es) | Entrelazador de bits para palabra codigo de revision de paridad de baja densidad que tiene una longitud de 64800 y un indice de codigo de 4/15 y mapeo de 256 simbolos, y metodo para entrelazar bits que utiliza el mismo. | |
MX361269B (es) | Aparato de transmision y metodo de intercalacion del mismo. | |
WO2012138662A3 (en) | Encoding and decoding techniques using low-density parity check codes | |
WO2009053940A3 (en) | Method, computer program product, apparatus and device providing scalable structured high throughput ldpc decoding | |
WO2010058994A3 (en) | Channel-encoding/decoding apparatus and method using low-density parity-check codes | |
MX2019008372A (es) | Aparato de transmision y metodo de intercalacion del mismo. | |
EP2178217A3 (en) | Encoding apparatus and method for low density parity check (LDPC) codes | |
WO2012093894A3 (en) | Method and apparatus for channel encoding and decoding in a broadcasting/communication system using low density parity-check codes | |
WO2009008460A1 (ja) | 符号化方法および符号化装置 | |
WO2011126651A3 (en) | Lt decoding and retransmission for wireless broadcast | |
MX2019014724A (es) | Aparato de transmision y metodo de intercalacion del mismo. | |
DE602007000915D1 (de) | Zugehörige vorrichtungen | |
Miyata et al. | UEP-BCH product code based hard-decision FEC for 100 Gb/s optical transport networks | |
WO2011062444A3 (ko) | 방송 신호 송수신 방법 및 장치 | |
WO2011000176A8 (zh) | 错误修正码的编码及解码方法以及编码解码器 | |
EP3991305B8 (en) | Cyclic redundancy check, crc, decoding using the inverse crc generator polynomial |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 200880100937.9 Country of ref document: CN |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 08790285 Country of ref document: EP Kind code of ref document: A1 |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2008790285 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 12671188 Country of ref document: US |
|
NENP | Non-entry into the national phase |
Ref country code: DE |