WO2008108369A1 - 半導体装置の製造方法および記録媒体 - Google Patents

半導体装置の製造方法および記録媒体 Download PDF

Info

Publication number
WO2008108369A1
WO2008108369A1 PCT/JP2008/053858 JP2008053858W WO2008108369A1 WO 2008108369 A1 WO2008108369 A1 WO 2008108369A1 JP 2008053858 W JP2008053858 W JP 2008053858W WO 2008108369 A1 WO2008108369 A1 WO 2008108369A1
Authority
WO
WIPO (PCT)
Prior art keywords
semiconductor device
recording medium
manufacturing semiconductor
fluoride
manufacturing
Prior art date
Application number
PCT/JP2008/053858
Other languages
English (en)
French (fr)
Inventor
Hidenori Miyoshi
Eiichi Nishimura
Kazuhiro Kubota
Original Assignee
Tokyo Electron Limited
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Electron Limited filed Critical Tokyo Electron Limited
Priority to KR1020097018799A priority Critical patent/KR101132487B1/ko
Publication of WO2008108369A1 publication Critical patent/WO2008108369A1/ja
Priority to US12/555,283 priority patent/US20100029086A1/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02041Cleaning
    • H01L21/02057Cleaning during device manufacture
    • H01L21/0206Cleaning during device manufacture during, before or after processing of insulating layers
    • H01L21/02063Cleaning during device manufacture during, before or after processing of insulating layers the processing being the formation of vias or contact holes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02041Cleaning
    • H01L21/02057Cleaning during device manufacture
    • H01L21/02068Cleaning during device manufacture during, before or after processing of conductive layers, e.g. polysilicon or amorphous silicon layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321After treatment
    • H01L21/3213Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
    • H01L21/32133Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only
    • H01L21/32135Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only
    • H01L21/32136Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only using plasmas
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76802Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
    • H01L21/76814Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics post-treatment or after-treatment, e.g. cleaning or removal of oxides on underlying conductors

Abstract

 半導体装置を構成する金属に残留するフッ素を低減して、信頼性の高い半導体装置を提供する。被処理基板に形成される半導体装置の電極あるいは配線を形成している金属に生成した金属フッ化物を除去する処理を行うフッ化物除去工程を有する半導体装置の製造方法であって、前記フッ化物除去工程では、前記被処理基板に気体状態の蟻酸を供給し、前記金属フッ化物を除去することを特徴とする半導体装置の製造方法。
PCT/JP2008/053858 2007-03-08 2008-03-04 半導体装置の製造方法および記録媒体 WO2008108369A1 (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
KR1020097018799A KR101132487B1 (ko) 2007-03-08 2008-03-04 반도체 장치의 제조 방법 및 기록 매체
US12/555,283 US20100029086A1 (en) 2007-03-08 2009-09-08 Method for manufacturing semiconductor device and storage medium

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2007-059112 2007-03-08
JP2007059112A JP2008226924A (ja) 2007-03-08 2007-03-08 半導体装置の製造方法および記録媒体

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US12/555,283 Continuation US20100029086A1 (en) 2007-03-08 2009-09-08 Method for manufacturing semiconductor device and storage medium

Publications (1)

Publication Number Publication Date
WO2008108369A1 true WO2008108369A1 (ja) 2008-09-12

Family

ID=39738247

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2008/053858 WO2008108369A1 (ja) 2007-03-08 2008-03-04 半導体装置の製造方法および記録媒体

Country Status (6)

Country Link
US (1) US20100029086A1 (ja)
JP (1) JP2008226924A (ja)
KR (1) KR101132487B1 (ja)
CN (1) CN101627469A (ja)
TW (1) TWI539523B (ja)
WO (1) WO2008108369A1 (ja)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2011161797A1 (ja) * 2010-06-24 2011-12-29 富士通株式会社 配線構造の形成方法、半導体装置の製造方法、基板処理装置
KR101933991B1 (ko) * 2012-08-23 2019-03-25 해성디에스 주식회사 회로기판의 제조방법
US20150340611A1 (en) * 2014-05-21 2015-11-26 Sony Corporation Method for a dry exhumation without oxidation of a cell and source line

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH056880A (ja) * 1991-06-27 1993-01-14 Toshiba Corp 表面処理方法
JP2003224185A (ja) * 2002-01-28 2003-08-08 Matsushita Electric Ind Co Ltd 半導体装置の製造方法
JP2004095728A (ja) * 2002-08-30 2004-03-25 Fujitsu Ltd 半導体装置の製造方法
JP2006310603A (ja) * 2005-04-28 2006-11-09 Nissan Chem Ind Ltd ホウ素化合物を含む半導体用洗浄液組成物及び洗浄方法

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5736002A (en) * 1994-08-22 1998-04-07 Sharp Microelectronics Technology, Inc. Methods and equipment for anisotropic, patterned conversion of copper into selectively removable compounds and for removal of same
JP3734447B2 (ja) * 2002-01-18 2006-01-11 富士通株式会社 半導体装置の製造方法および半導体装置の製造装置
US7776754B2 (en) * 2005-10-11 2010-08-17 Kabushiki Kaisha Toshiba Semiconductor device manufacturing method and chemical fluid used for manufacturing semiconductor device

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH056880A (ja) * 1991-06-27 1993-01-14 Toshiba Corp 表面処理方法
JP2003224185A (ja) * 2002-01-28 2003-08-08 Matsushita Electric Ind Co Ltd 半導体装置の製造方法
JP2004095728A (ja) * 2002-08-30 2004-03-25 Fujitsu Ltd 半導体装置の製造方法
JP2006310603A (ja) * 2005-04-28 2006-11-09 Nissan Chem Ind Ltd ホウ素化合物を含む半導体用洗浄液組成物及び洗浄方法

Also Published As

Publication number Publication date
CN101627469A (zh) 2010-01-13
TW200901322A (en) 2009-01-01
KR101132487B1 (ko) 2012-03-30
KR20090109578A (ko) 2009-10-20
US20100029086A1 (en) 2010-02-04
JP2008226924A (ja) 2008-09-25
TWI539523B (zh) 2016-06-21

Similar Documents

Publication Publication Date Title
WO2012057467A3 (ko) 구리 함유 금속막 식각액 조성물 및 이를 이용한 식각 방법
WO2008020267A3 (en) Etch method in the manufacture of an integrated circuit
WO2009057764A1 (ja) エッチング方法およびそれを用いた光/電子デバイスの製造方法
WO2009066624A1 (ja) ガラス基板のエッチング処理方法
WO2005123282A3 (en) Methods for wet cleaning quartz surfaces of components for plasma processing chambers
TW200633050A (en) Manufacturing method for semiconductor chips
WO2008002669A3 (en) Post etch wafer surface cleaning with liquid meniscus
WO2006028858A3 (en) Methods of removing photoresist on substrates
JP2009111367A5 (ja)
TW200746286A (en) Method for producing polished semiconductor
WO2013052712A3 (en) Selective etch of silicon by way of metastable hydrogen termination
WO2012043971A3 (ko) 롤 형상의 모기판을 이용한 플렉서블 전자소자의 제조방법, 플렉서블 전자소자 및 플렉서블 기판
WO2009063954A1 (ja) 基板処理方法及びこの方法によって処理された基板
WO2006073622A3 (en) Low-pressure removal of photoresist and etch residue
TW200644048A (en) Manufacturing method of semiconductor device
JP2009152565A5 (ja)
MY148396A (en) Aqueous solution for removing post-etch residue
WO2008146243A3 (en) An electronic device comprising a convertible structure, and a method of manufacturing an electronic device
WO2006076085A3 (en) Low-pressure removal of photoresist and etch residue
WO2012071193A3 (en) Double patterning with inline critical dimension slimming
WO2008102548A1 (ja) 半導体発光素子および半導体発光装置の製造方法
WO2011025149A3 (ko) 반도체 기판 제조 방법 및 발광 소자 제조 방법
WO2006078071A3 (en) Manufacturing method for semiconductor chips, and semiconductor chip
WO2010027231A3 (ko) 리드 프레임 및 그 제조방법
WO2008048259A3 (en) Wet processing using a fluid meniscus, apparatus and method

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 200880007585.2

Country of ref document: CN

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 08721278

Country of ref document: EP

Kind code of ref document: A1

WWE Wipo information: entry into national phase

Ref document number: 1020097018799

Country of ref document: KR

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 08721278

Country of ref document: EP

Kind code of ref document: A1