WO2008108139A1 - Pll周波数シンセサイザ - Google Patents
Pll周波数シンセサイザ Download PDFInfo
- Publication number
- WO2008108139A1 WO2008108139A1 PCT/JP2008/052160 JP2008052160W WO2008108139A1 WO 2008108139 A1 WO2008108139 A1 WO 2008108139A1 JP 2008052160 W JP2008052160 W JP 2008052160W WO 2008108139 A1 WO2008108139 A1 WO 2008108139A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- loop filter
- semiconductor substrate
- frequency synthesizer
- pll frequency
- changing
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 abstract 3
- 239000000758 substrate Substances 0.000 abstract 3
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/093—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using special filtering or amplification characteristics in the loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
- H03L7/0891—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/10—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range
- H03L7/107—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range using a variable transfer function for the loop, e.g. low pass filter having a variable bandwidth
- H03L7/1075—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range using a variable transfer function for the loop, e.g. low pass filter having a variable bandwidth by changing characteristics of the loop filter, e.g. changing the gain, changing the bandwidth
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
- H03L7/183—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Abstract
本発明の一実施形態のPLL周波数シンセサイザ1は、分周器30と、位相比較器40と、チャージポンプ50と、ループフィルタ60と、電圧制御発振器70と、切換スイッチ(切換部80の内部)とを備える。ループフィルタ60は、半導体基板上の基準電位を接地電位とし、切換スイッチは、半導体基板2上に形成され、ループフィルタ60の時定数を切り換えるためにループフィルタ60の中間ノードと半導体基板2上の基準電位とを接続するか否かを切り換える。
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP08711039A EP2124342A1 (en) | 2007-03-07 | 2008-02-08 | Pll frequency synthesizer |
US12/530,171 US20100052747A1 (en) | 2007-03-07 | 2008-02-08 | Pll frequency synthesizer |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2007057692A JP2008219799A (ja) | 2007-03-07 | 2007-03-07 | Pll周波数シンセサイザ |
JP2007-057692 | 2007-03-07 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2008108139A1 true WO2008108139A1 (ja) | 2008-09-12 |
Family
ID=39738036
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2008/052160 WO2008108139A1 (ja) | 2007-03-07 | 2008-02-08 | Pll周波数シンセサイザ |
Country Status (5)
Country | Link |
---|---|
US (1) | US20100052747A1 (ja) |
EP (1) | EP2124342A1 (ja) |
JP (1) | JP2008219799A (ja) |
CN (1) | CN101622788A (ja) |
WO (1) | WO2008108139A1 (ja) |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101888244B (zh) * | 2010-07-16 | 2015-07-01 | 上海集成电路研发中心有限公司 | 低功耗锁相环电路 |
JP5463246B2 (ja) * | 2010-09-01 | 2014-04-09 | 株式会社日立製作所 | 位相同期回路、cdr回路及び受信回路 |
JP5776657B2 (ja) * | 2012-09-18 | 2015-09-09 | 株式会社デンソー | 受信回路 |
TWI507704B (zh) * | 2013-08-08 | 2015-11-11 | Realtek Semiconductor Corp | 延遲時間差偵測暨調整裝置與方法 |
JP2015053628A (ja) * | 2013-09-09 | 2015-03-19 | ソニー株式会社 | 位相同期回路、位相同期モジュール、および位相同期方法 |
CN111030683B (zh) * | 2019-12-31 | 2024-04-09 | 加特兰微电子科技(上海)有限公司 | 低通滤波器、锁相环以及雷达系统 |
RU209400U1 (ru) * | 2021-11-09 | 2022-03-16 | Артем Алексеевич Головизин | Многоканальный синтезатор радиочастот |
WO2023218656A1 (ja) * | 2022-05-13 | 2023-11-16 | 株式会社ソシオネクスト | Pllに用いられるループフィルタおよびpll |
CN115395770B (zh) * | 2022-10-27 | 2023-03-24 | 广东汇芯半导体有限公司 | 高压集成电路和接地方法 |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2004140688A (ja) | 2002-10-18 | 2004-05-13 | Matsushita Electric Ind Co Ltd | 高速pll周波数シンセサイザ |
JP2004266594A (ja) * | 2003-03-03 | 2004-09-24 | Kokusai Denki Engineering:Kk | 高速pll周波数シンセサイザー |
JP2006261714A (ja) * | 2005-03-15 | 2006-09-28 | Renesas Technology Corp | 通信用半導体集積回路および携帯通信端末 |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS62199119A (ja) * | 1986-02-27 | 1987-09-02 | Hitachi Ltd | 位相同期回路 |
JPH0338113A (ja) * | 1989-07-05 | 1991-02-19 | Sharp Corp | 位相同期回路 |
JP2006067565A (ja) * | 2004-07-27 | 2006-03-09 | Matsushita Electric Ind Co Ltd | Pll特性切り換え方法およびpll回路 |
-
2007
- 2007-03-07 JP JP2007057692A patent/JP2008219799A/ja active Pending
-
2008
- 2008-02-08 WO PCT/JP2008/052160 patent/WO2008108139A1/ja active Application Filing
- 2008-02-08 US US12/530,171 patent/US20100052747A1/en not_active Abandoned
- 2008-02-08 CN CN200880006777A patent/CN101622788A/zh active Pending
- 2008-02-08 EP EP08711039A patent/EP2124342A1/en not_active Withdrawn
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2004140688A (ja) | 2002-10-18 | 2004-05-13 | Matsushita Electric Ind Co Ltd | 高速pll周波数シンセサイザ |
JP2004266594A (ja) * | 2003-03-03 | 2004-09-24 | Kokusai Denki Engineering:Kk | 高速pll周波数シンセサイザー |
JP2006261714A (ja) * | 2005-03-15 | 2006-09-28 | Renesas Technology Corp | 通信用半導体集積回路および携帯通信端末 |
Also Published As
Publication number | Publication date |
---|---|
EP2124342A1 (en) | 2009-11-25 |
US20100052747A1 (en) | 2010-03-04 |
JP2008219799A (ja) | 2008-09-18 |
CN101622788A (zh) | 2010-01-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2008108139A1 (ja) | Pll周波数シンセサイザ | |
WO2008146433A1 (ja) | スペクトラム拡散制御pll回路及びそのスタートアップ方法 | |
WO2008089269A3 (en) | Differential amplitude controlled sawtooth generator | |
WO2005002069A3 (en) | Fast lock phase lock loop and method thereof | |
US20140021987A1 (en) | Injection-locked-type frequency-locked oscillator | |
US9515625B2 (en) | Multi-varactor approach for improved VCO gain | |
TW200943731A (en) | Injection-locked frequency divider | |
WO2007079098A3 (en) | A novel method of frequency synthesis for fast switching | |
TW200731677A (en) | Frequency synthesizer and thereof method | |
WO2012054736A3 (en) | Charge-based phase locked loop charge pump | |
TW201214978A (en) | VCO frequency temperature compensation system and method for locking frequency of PLL by compensating control voltage of VCO | |
TW200518468A (en) | Low-jitter charge-pump phase-locked loop | |
US10659062B2 (en) | PLL circuit | |
TW200735537A (en) | Phase-locked loop circuit, delay-locked loop circuit and method of tuning output frequencies of the same | |
EP1706943A4 (en) | NON-QUASISTATIC PHASE LOCKING GRINDING FREQUENCY SWITCHING | |
TW200633392A (en) | Sigma-delta based phase lock loop | |
US10389368B1 (en) | Dual path phase-locked loop circuit | |
TW200635231A (en) | Oscillating device generating signals based on base signals | |
Kim et al. | A $ f_ {\mathrm {REF}}/5$ Bandwidth Type-II Charge-Pump Phase-Locked Loop With Dual-Edge Phase Comparison and Sampling Loop Filter | |
Perrott et al. | A low-area switched-resistor loop-filter technique for fractional-N synthesizers applied to a MEMS-based programmable oscillator | |
TW200721686A (en) | Frequency synthesizer | |
DE60102238D1 (de) | Phasenverriegelungsschaltung | |
WO2006036749A3 (en) | Apparatus and method of oscillating wideband frequency | |
KR101647407B1 (ko) | 복수의 부궤환 루프를 구비한 위상고정루프 장치 | |
Seong et al. | Ultralow in-band phase noise injection-locked frequency multiplier design based on open-loop frequency calibration |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 200880006777.1 Country of ref document: CN |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 08711039 Country of ref document: EP Kind code of ref document: A1 |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2008711039 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 12530171 Country of ref document: US |