WO2007095807A1 - Procédé de mise en oeuvre parallèle de réception de décodage/détection itérative dans un système de communication sans fil - Google Patents

Procédé de mise en oeuvre parallèle de réception de décodage/détection itérative dans un système de communication sans fil Download PDF

Info

Publication number
WO2007095807A1
WO2007095807A1 PCT/CN2006/003157 CN2006003157W WO2007095807A1 WO 2007095807 A1 WO2007095807 A1 WO 2007095807A1 CN 2006003157 W CN2006003157 W CN 2006003157W WO 2007095807 A1 WO2007095807 A1 WO 2007095807A1
Authority
WO
WIPO (PCT)
Prior art keywords
module
soft
decoding
output
interleaving
Prior art date
Application number
PCT/CN2006/003157
Other languages
English (en)
Chinese (zh)
Inventor
Xiqi Gao
Wenjin Wang
Xiao Liang
Xiaohu You
Chunming Zhao
Original Assignee
Southeast University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Southeast University filed Critical Southeast University
Publication of WO2007095807A1 publication Critical patent/WO2007095807A1/fr

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0045—Arrangements at the receiver end
    • H04L1/0047—Decoding adapted to other signal detection operation
    • H04L1/005—Iterative decoding, including iteration between signal detection and decoding operation
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/29—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes
    • H03M13/2957—Turbo codes and decoding
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/63—Joint error correction and other techniques
    • H03M13/6331—Error control coding in combination with equalisation
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/65—Purpose and implementation aspects
    • H03M13/6561—Parallelized implementations

Definitions

  • the present invention relates to a method for implementing a receiving technology in wireless transmission, and belongs to the technical field of high-speed wireless transmission.
  • BACKGROUND OF THE INVENTION Future wireless communication systems require higher power efficiency and spectral efficiency.
  • Strong error control coding such as Turbo codes or Low Density Parity Check (LDPC) codes allow the system to operate in a lower signal to noise ratio environment, thereby increasing the power efficiency of the system.
  • Multi-antenna transmission and multi-antenna reception technology can greatly improve the system's ability to transmit information, thereby improving spectral efficiency.
  • Broadband single-carrier transmission makes the wireless channel a frequency selective channel. Therefore, at the receiving end, there is intersymbol interference between signals.
  • the received signal has both inter-symbol interference and existence. Interference between antennas.
  • the iterative detection decoding receiver can greatly improve the system error at the same transmission power compared with the conventional detection decoding cascaded receiver. Rate (BER) or frame error rate (FER) performance. Or in order to achieve a particular BER or PER, the system needs less transmit power.
  • Figure 1 shows the transmitter structure and iterative detection decoding receiver structure of a general multi-antenna bit interleaved coded modulation baseband system.
  • the working principle of the iterative detection decoding receiver is that it works iteratively between the detector and the decoder, and multiple soft information (usually expressed by log likelihood ratio) is used between the two to exchange the information. Make a judgment.
  • the transmission bit is subjected to error control coding, it is interleaved, and then mapped into a complex baseband signal, and shunted to each transmission antenna for transmission.
  • the detector calculates new soft information based on the received signal and the soft information fed back by the decoder, de-interleaves it and sends it to the decoder. Based on the de-interleaved soft information and coding constraints, the decoder obtains new soft information and interleaves it into the detector.
  • detectors and decoders usually use different algorithms, so in hardware implementations, such as programmable logic devices or implementations of ASICs, detectors and decoders need to use different hard
  • the module implementation is referred to as a detection module and a decoding module in the description of this specification.
  • One is the pipeline implementation structure of the detection module-decoding module. This structure has high hardware use efficiency, but the receiver processing delay of the implementation structure is too high to meet the future. Low latency requirements for communication systems.
  • Another serial implementation structure, the detection module and the decoding module are serially operated, that is, in a certain iterative process, the decoding module starts to work after the detection module finishes working, and likewise, the 'decoding module ends working.
  • the post-detection module begins the next round of work.
  • the iterative receiver includes four modules, a soft input soft output detection module, a soft input soft output decoding module, an interleaving module and an inverse interleaving module; and a soft input soft output detection module according to the soft information provided by the interleaving module.
  • the soft input soft output decoding module receives a signal, outputting new soft information to the anti-interleaving module; and the soft input soft output decoding module reads soft information from the anti-interleaving module, and outputs new soft information to the interleaving module; and soft input soft output detecting module and soft input
  • the soft output decoding module simultaneously works in parallel, and performs real-time data updating in the interleaving module and the de-interleaving module; until the end of the iterative operation, the soft input soft output decoding module will output the decision bit.
  • Both the interleaving module and the anti-interleaving module are implemented by reading and writing dual-port memory.
  • the soft input soft output decoding module outputs the likelihood ratio of each bit.
  • the interleaved module is stored in the interleaved module, the bits of each likelihood ratio output by the soft input soft output detecting module are stored in the deinterleaving module according to the deinterleaved address.
  • the soft input soft output decoding module adopts iterative decoding, and the soft input soft output decoding module outputs soft information to the interleaver every iteration of decoding iteration.
  • the parallel implementation structure method and working principle are described in four aspects: detection module, decoding module, interleaving and de-interleaving module, and working sequence.
  • the detection module detection module calculates the soft information and sends it to the de-interleaver according to the data of the received signal buffer and the interleaving module.
  • the detection algorithm can employ any detection algorithm that detects the soft input soft output, such as the minimum mean square error filtered interference cancellation detection (MMSE-IC) algorithm or the matched filtered interference cancellation (MF-IC) algorithm.
  • MMSE-IC minimum mean square error filtered interference cancellation detection
  • MF-IC matched filtered interference cancellation
  • the data in the receive signal buffering and interleaving module is read in sequence by the detector, and the calculated result is stored in the de-interleaving module according to the de-interleaved address.
  • the detection module starts to work when the receive signal buffer output is enabled, and waits until the last data in the receive signal buffer is taken, and then returns to the address of the first data for the next round of detection. After the detection of a certain number of times is completed, the data in the received signal buffer is updated, and the iterative detection and decoding of the next frame of data is performed.
  • the decoding module decodes the data in the anti-interleaving module, performs decoding of the soft input soft output according to the constraint relationship of the error control coding, and outputs the decoded soft information to the interleaving module.
  • the specific soft input soft output decoding algorithm needs to be determined according to different error control coding.
  • the convolutional code and the turbo code can use the maximum a posteriori probability decoding (MAP) algorithm or a log-domain MAP (log-MAP) algorithm.
  • MAP maximum a posteriori probability decoding
  • log-MAP log-domain MAP
  • the LDPC code can use a Confidence Propagation (BP) algorithm.
  • the decoding module In the iterative detection decoding of one frame of data, when the data outputted by the anti-interleaving module by the detecting module is filled for the first time, the decoding module is enabled, and the decoding module starts to work, in order from the de-interleaving module.
  • the read data is decoded, and the result is stored in the interleaver according to the interleaved address.
  • the next round of decoding is started from the first data of one frame.
  • the result of the decoder is output to the bit determiner for decision, and the final processing result of the receiver is obtained.
  • Error control codes such as Turbo, LDPC, etc., are also used in the decoding itself, such as MAP, log-MAP, BP algorithm, and the like.
  • the decoder In the iteration of each decoding module and detection module of the serial implementation structure, the decoder always outputs soft information to the interleaver after completing a certain number of its own iterations.
  • the decoding module In the parallel implementation structure proposed by the present invention, the decoding module always outputs the result to the interleaving module cyclically. By varying the ratio of processing delays between the decoding module and the internal implementation of the detection module, it is possible to determine the number of iterations of the decoder itself each time the decoding iteration is detected. 3.
  • both the decoding module and the detecting module work continuously at the same time, and the decoding module needs to continuously read data from the de-interleaving module and continuously write data to the interleaving module.
  • the detection module also continuously reads data from the interleaving module and continuously writes the data to the de-interleaving module. Therefore, at the same time, both the interleaving module and the de-interleaving module are both read data and data.
  • One convenient and resource-saving implementation is to use a dual-port memory.
  • the address control module While each data is output from the detection module or the decoding module, the address control module generates an interleave address and an anti-interleave address, and also generates two sequential addresses in a natural order, and the detection module reads the data from the interleaver according to the sequential address. And the output data is stored in the anti-interleave module according to the de-interleaved address, and the decoding module reads the data from the de-interleaver according to the sequential address, and the output data is stored in the interleaving module according to the interleave address.
  • the read address and write address of the interleaving and deinterleaving modules must be guaranteed at the same time. Can not be equal, this is not difficult to do in the design of the interleaver.
  • Working Timing Figure 3 compares the timing diagrams of the serial and parallel implementations. Compared with the two, the parallel implementation structure proposed by the present invention has three main differences. First, it is easy to know from the figure that under the serial implementation structure, at the same time, only one of the detection module and the decoding module is working; and in the parallel structure, after the first detection, the detection module and the translation Code modules can work in parallel at the same time. Second, under the serial implementation structure, after all the data of the iterative detection module or the decoding module is outputted, the interleaving or deinterleaving is performed. In the parallel structure, the interleaving and deinterleaving processes are real-time, each When the data is output.
  • the decoding module when the decoding itself uses an iterative decoding algorithm, under the serial implementation structure, the decoding module sends the result to the interleaver after a certain number of self-iterations, and in the structure of the present invention, the decoding module When a new result is obtained, it is sent to the interleaver.
  • Advantageous Effects The parallel implementation method of the iterative detection decoding receiver provided by the present invention effectively overcomes the disadvantages of low hardware use efficiency and long delay in the same hardware compared with the existing serial implementation method. Resources reduce the latency of receiver processing, thereby increasing the speed at which hardware can process data Rate. As can be seen from FIG.
  • FIG. 1 is a block diagram showing a structure of a transmitter and a receiver structure of an iterative detection decoding of a general multi-antenna bit interleaved coded modulation baseband system.
  • Figure 2 is a schematic diagram of the parallel implementation structure.
  • FIG. 3 is a schematic diagram showing the operation timing of the existing serial implementation structure and parallel implementation structure.
  • the iterative receiver includes four modules, a soft input soft output detection module, a soft input soft output decoding module, an interleaving module and an inverse interleaving module; and a soft input soft output detection module according to the soft information provided by the interleaving module.
  • the soft input soft output decoding module receives a signal, outputting new soft information to the anti-interleaving module; and the soft input soft output decoding module reads soft information from the anti-interleaving module, and outputs new soft information to the interleaving module; and soft input soft output detecting module and soft input
  • the soft output decoding module simultaneously works in parallel, and performs real-time data updating in the interleaving module and the de-interleaving module; until the end of the iterative operation, the soft input soft output decoding module will output the decision bit.
  • Both the interleaving module and the anti-interleaving module are implemented by reading and writing dual-port memory.
  • the soft input soft output decoding module outputs the likelihood ratio of each bit.
  • the interleaved module is stored in the interleaved module, the bits of each likelihood ratio output by the soft input soft output detecting module are stored in the deinterleaving module according to the deinterleaved address.
  • the soft input soft output decoding module adopts iterative decoding, and the soft input soft output decoding module outputs the soft information to the interleaver every iteration of the iterative decoding.
  • the detection module starts to work continuously from the input signal of the receiver, calculates soft information and outputs it to the de-interleaving module one by one.
  • the decoder starts to work continuously, and the data in the de-interleaving module is taken out one by one. After calculation, new data is obtained, and they are sent to the interleaving module one by one.
  • the invention provides a parallel implementation structure of an iterative detection decoding receiver to meet future mobile communication System efficient, low latency requirements.
  • the specific implementation is as follows:
  • the soft input soft output detection module is designed and implemented according to the method described below.
  • the detection module calculates the soft information and sends it to the inverse interleaver based on the data of the received signal buffer and interleaving module.
  • the detection algorithm can use any detection algorithm that detects soft input soft output, such as interference reduction cancellation (MMSE-IC) algorithm of minimum mean square error filtering or interference cancellation (MF-IC) algorithm of matched filtering.
  • MMSE-IC interference reduction cancellation
  • MF-IC interference cancellation
  • the data in the receive signal buffering and interleaving module is read in sequence by the detector, and the calculated result is stored in the de-interleaving module according to the de-interleaved address.
  • the detection module starts working when the receive signal buffer output is enabled, and waits until the last data in the receive signal buffer is taken, and then returns to the address of the first data for the next round of detection. After the detection of a certain number of times is completed, the data in the received signal buffer is updated, and the iterative detection and decoding of the next frame of data is performed.
  • the soft input soft output decoding module is designed and implemented according to the method described below.
  • the decoding module reads the data in the anti-interleaving module, performs decoding of the soft input soft output according to the constraint relationship of the error control coding, and outputs the decoded soft information to the interleaving module.
  • the specific soft input soft output decoding algorithm needs to be determined according to different error control coding.
  • the convolutional code and the turbo code can use the maximum a posteriori probability decoding (MAP) algorithm or a log-domain MAP (log-MAP) algorithm.
  • the LDPC code can use a Confidence Propagation (BP) algorithm.
  • the decoding module In the iterative detection decoding of one frame of data, when the data outputted by the anti-interleaving module by the detecting module is filled for the first time, the decoding module is enabled, and the decoding module starts to work, in order from the de-interleaving module.
  • the read data is decoded, and the result is stored in the interleaver according to the interleaved address.
  • the next round of decoding is started from the first data of one frame.
  • the result of the decoder is output to the bit determiner for decision, and the final processing result of the receiver is obtained.
  • Error control codes such as Turbo, LDPC, etc., are also used in the decoding itself, such as MAP, log-MAP, BP algorithm, and the like.
  • the decoder In the iteration of each decoding module and detection module of the serial implementation structure, the decoder always outputs soft information to the interleaver after completing a certain number of its own iterations.
  • the decoding module In the parallel implementation structure proposed by the present invention, the decoding module always outputs the result to the interleaving module cyclically. By varying the ratio of processing delays between the decoding module and the internal implementation of the detection module, it is possible to determine the number of iterations of the decoder itself each time the decoding iteration is detected.
  • the interleave module and the anti-interleave module are implemented according to the following design.
  • both the decoding module and the detection module work continuously at the same time, the decoding module needs to continuously read data from the de-interleaving module, and continuously write data to the interleaving module, and at the same time, the detecting module also needs Data is continuously read from the interleaving module and data is continuously written to the de-interleaving module. Therefore, at the same time, both the interleaving module and the de-interleaving module are both read data and data.
  • One convenient and resource-saving implementation is to use a dual-port memory.
  • the address control module While each data is output from the detection module or the decoding module, the address control module generates an interleave address and an anti-interleave address, and also generates two sequential addresses in a natural order, and the detection module reads the data from the interleaver according to the sequential address. And the output data is stored in the anti-interleave module according to the de-interleaved address, and the decoding module reads the data from the de-interleaver according to the sequential address, and the output data is stored in the interleaving module according to the interleave address.
  • the read address and write address of the interleaving and deinterleaving modules must be guaranteed at the same time. Can not be equal, this is not difficult to do in the design of the interleaver.
  • the iterative receiver is designed with timing as described below.
  • Figure 3 compares the timing diagrams of the serial and parallel implementations. Compared to the two, the parallel implementation architecture proposed by the present invention has three main differences. First, it is easy to know from the figure that under the serial implementation structure, at the same time, only one of the detection module and the decoding module is working; and in the parallel structure, after the first detection, the detection module and the translation Code modules can work in parallel at the same time. Second, under the serial implementation structure, after all the data of the iterative detection module or the decoding module is outputted, the interleaving or deinterleaving is performed. In the parallel structure, the interleaving and deinterleaving processes are real-time, each Data output When it is done.
  • the decoding module sends the result to the interleaver after a certain number of self-iterations, and in the structure of the present invention, the decoding module When a new result is obtained, it is sent to the interleaver.

Abstract

L'invention concerne un procédé de mise en oeuvre parallèle de réception de décodage/détection itérative, dans un système de communication. Ce procédé fait intervenir une technologie de réception et d'émission sans fil utilisée dans le domaine de la technologie de transmission sans fil haut débit. Le récepteur itératif de l'invention comprend quatre modules, un module de détection (10) à entrée et à sortie souples (SISO), un module de décodage à entrée et à sortie souple (12), un module d'entrelacement (13) et un module de désentrelacement (11). Le module de détection (12) produit de nouvelles informations souples qu'il envoie au module de désentrelacement (11) selon les informations souples produites par le module de désentrelacement (13) et un signal reçu. Le module de décodage SISO (12) lit le signal souple provenant du désentrelaceur (11) et produit de nouvelles informations souples qu'il envoie à l'entrelaceur (13). Le module de détection SISO (10) et le module de de décodage SISO (12) fonctionnent en parallèle simultanément, et les données de l'entrelaceur (13) et du désentrelaceur (11) sont mises à jour en temps réel. Lorsque le fonctionnement itératif est terminé, le module de décodage SISO (12) produit des bits de décision (14). Grâce à l'invention, il est possible de traiter deux fois plus de données que par un procédé de l'état de la technique pendant une période identique, et à l'aide de la même source matériel.
PCT/CN2006/003157 2006-02-20 2006-11-24 Procédé de mise en oeuvre parallèle de réception de décodage/détection itérative dans un système de communication sans fil WO2007095807A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN200610038453.9 2006-02-20
CNB2006100384539A CN100369403C (zh) 2006-02-20 2006-02-20 无线通信系统迭代检测译码接收的并行实现方法

Publications (1)

Publication Number Publication Date
WO2007095807A1 true WO2007095807A1 (fr) 2007-08-30

Family

ID=36845019

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2006/003157 WO2007095807A1 (fr) 2006-02-20 2006-11-24 Procédé de mise en oeuvre parallèle de réception de décodage/détection itérative dans un système de communication sans fil

Country Status (2)

Country Link
CN (1) CN100369403C (fr)
WO (1) WO2007095807A1 (fr)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111669186A (zh) * 2020-05-30 2020-09-15 上海师范大学 利用Turbo方法实现卷积+交织+RS的译码方法、系统及介质

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101388745B (zh) * 2008-03-05 2012-11-07 中国科学院嘉兴无线传感网工程中心 一种应用于无线多媒体传感网的并行信道解码装置
CN101626249B (zh) * 2009-08-19 2013-04-10 北京海尔集成电路设计有限公司 一种软输入软输出译码系统及方法

Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6182261B1 (en) * 1998-11-05 2001-01-30 Qualcomm Incorporated Efficient iterative decoding
CN1335684A (zh) * 2000-07-25 2002-02-13 华为技术有限公司 一种高速Turbo码解码器
CN1349357A (zh) * 2000-10-16 2002-05-15 Lg电子株式会社 在移动通信系统中执行特博解码的方法
CN1419743A (zh) * 2000-05-05 2003-05-21 诺基亚公司 比例反馈特播解码器
US6813742B2 (en) * 2001-01-02 2004-11-02 Icomm Technologies, Inc. High speed turbo codes decoder for 3G using pipelined SISO log-map decoders architecture
CN1638287A (zh) * 2004-02-03 2005-07-13 上海奇普科技有限公司 数字传输中的一种卷积交织与去交织的方法
EP1566912A2 (fr) * 2004-02-19 2005-08-24 Broadcom Corporation Récepteur dans un réseau local sans fil (WLAN) avec un décodeur itérative
CN1674482A (zh) * 2005-04-01 2005-09-28 东南大学 归一化迭代软干扰抵消信号检测方法和装置
US6954832B2 (en) * 2002-05-31 2005-10-11 Broadcom Corporation Interleaver for iterative decoder
CN1694439A (zh) * 2005-05-16 2005-11-09 东南大学 软信息保留的迭代接收方法

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1148913C (zh) * 2001-05-10 2004-05-05 华为技术有限公司 一种自适应调节迭代次数的h-arq接收方法
CN1175580C (zh) * 2001-08-28 2004-11-10 北京邮电大学 一种译码方法及实现该方法的译码装置
CN1170374C (zh) * 2002-06-20 2004-10-06 大唐移动通信设备有限公司 一种适用于频率选择性衰落信道的空时编译码方法
CN1674483A (zh) * 2005-04-01 2005-09-28 东南大学 空时分组码分块传输的迭代检测方法

Patent Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6182261B1 (en) * 1998-11-05 2001-01-30 Qualcomm Incorporated Efficient iterative decoding
CN1419743A (zh) * 2000-05-05 2003-05-21 诺基亚公司 比例反馈特播解码器
CN1335684A (zh) * 2000-07-25 2002-02-13 华为技术有限公司 一种高速Turbo码解码器
CN1349357A (zh) * 2000-10-16 2002-05-15 Lg电子株式会社 在移动通信系统中执行特博解码的方法
US6813742B2 (en) * 2001-01-02 2004-11-02 Icomm Technologies, Inc. High speed turbo codes decoder for 3G using pipelined SISO log-map decoders architecture
US6954832B2 (en) * 2002-05-31 2005-10-11 Broadcom Corporation Interleaver for iterative decoder
CN1638287A (zh) * 2004-02-03 2005-07-13 上海奇普科技有限公司 数字传输中的一种卷积交织与去交织的方法
EP1566912A2 (fr) * 2004-02-19 2005-08-24 Broadcom Corporation Récepteur dans un réseau local sans fil (WLAN) avec un décodeur itérative
CN1674482A (zh) * 2005-04-01 2005-09-28 东南大学 归一化迭代软干扰抵消信号检测方法和装置
CN1694439A (zh) * 2005-05-16 2005-11-09 东南大学 软信息保留的迭代接收方法

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111669186A (zh) * 2020-05-30 2020-09-15 上海师范大学 利用Turbo方法实现卷积+交织+RS的译码方法、系统及介质

Also Published As

Publication number Publication date
CN1812309A (zh) 2006-08-02
CN100369403C (zh) 2008-02-13

Similar Documents

Publication Publication Date Title
May et al. A 150Mbit/s 3GPP LTE turbo code decoder
JP4092352B2 (ja) 復号装置、復号方法、及び受信装置
JP4478668B2 (ja) 並列のターボ復号機中でのインターリーブの方法およびシステム。
US6799295B2 (en) High speed turbo codes decoder for 3G using pipelined SISO log-map decoders architecture
US8112698B2 (en) High speed turbo codes decoder for 3G using pipelined SISO Log-MAP decoders architecture
CN107231158B (zh) 一种极化码迭代接收机、系统和极化码迭代译码方法
CN102111162B (zh) Turbo 分量译码方法、分量译码器、支路计算器及Turbo 译码器
WO2010045842A1 (fr) Procédé de calcul d’informations extrinsèques au cours d’un décodage, décodeur et décodeur turbo
WO2012034097A1 (fr) Accès à une mémoire au cours d'un décodage turbo parallèle
US8069401B2 (en) Equalization techniques using viterbi algorithms in software-defined radio systems
JP4229948B2 (ja) 復号装置、復号方法、及び受信装置
US20130007568A1 (en) Error correcting code decoding device, error correcting code decoding method and error correcting code decoding program
CN101162908A (zh) 一种基于DVB-RCS标准的双二元Turbo码译码方法及译码器
WO2007095807A1 (fr) Procédé de mise en oeuvre parallèle de réception de décodage/détection itérative dans un système de communication sans fil
US7236591B2 (en) Method for performing turbo decoding in mobile communication system
CN111130572B (zh) Turbo码快速实现方法
US7979781B2 (en) Method and system for performing Viterbi decoding using a reduced trellis memory
CN100486235C (zh) 软信息保留的迭代接收方法
Yang et al. Research and Implementation of Turbo Coding Technology in High-Speed Underwater Acoustic OFDM Communication
CN114826284A (zh) 基于扩展Turbo码和连续相位调制的迭代译码方法
US9219504B2 (en) LEH memory module architecture design in the multi-level LDPC coded iterative system
KR101066287B1 (ko) 이동통신시스템에서 맵 방식을 이용하여 디코딩을 수행하는 장치 및 방법
CN102270993A (zh) 一种同时实现交织与解交织的Turbo译码器
May et al. Evaluation of high throughput turbo-decoder architectures
JP3892471B2 (ja) 復号方法

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application
NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 06828180

Country of ref document: EP

Kind code of ref document: A1