WO2007092089A1 - Trench polysilicon diode - Google Patents
Trench polysilicon diode Download PDFInfo
- Publication number
- WO2007092089A1 WO2007092089A1 PCT/US2006/049132 US2006049132W WO2007092089A1 WO 2007092089 A1 WO2007092089 A1 WO 2007092089A1 US 2006049132 W US2006049132 W US 2006049132W WO 2007092089 A1 WO2007092089 A1 WO 2007092089A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- trench
- diode
- polysilicon
- type
- anyone
- Prior art date
Links
- 229910021420 polycrystalline silicon Inorganic materials 0.000 title claims abstract description 130
- 229920005591 polysilicon Polymers 0.000 title claims abstract description 130
- 238000000034 method Methods 0.000 claims abstract description 44
- 238000004519 manufacturing process Methods 0.000 claims abstract description 11
- 239000000758 substrate Substances 0.000 claims abstract description 10
- 230000015556 catabolic process Effects 0.000 claims description 22
- 239000007943 implant Substances 0.000 claims description 15
- 230000015572 biosynthetic process Effects 0.000 claims description 9
- 238000002955 isolation Methods 0.000 claims description 5
- 210000000746 body region Anatomy 0.000 claims description 3
- 230000001419 dependent effect Effects 0.000 claims 3
- 239000002019 doping agent Substances 0.000 claims 2
- 230000008878 coupling Effects 0.000 claims 1
- 238000010168 coupling process Methods 0.000 claims 1
- 238000005859 coupling reaction Methods 0.000 claims 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 10
- 229910052710 silicon Inorganic materials 0.000 description 10
- 239000010703 silicon Substances 0.000 description 10
- 229910052581 Si3N4 Inorganic materials 0.000 description 6
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 6
- 229920002120 photoresistant polymer Polymers 0.000 description 4
- 230000001681 protective effect Effects 0.000 description 4
- 239000004065 semiconductor Substances 0.000 description 4
- 238000001459 lithography Methods 0.000 description 3
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- JCALBVZBIRXHMQ-UHFFFAOYSA-N [[hydroxy-(phosphonoamino)phosphoryl]amino]phosphonic acid Chemical group OP(O)(=O)NP(O)(=O)NP(O)(O)=O JCALBVZBIRXHMQ-UHFFFAOYSA-N 0.000 description 2
- 230000009977 dual effect Effects 0.000 description 2
- 238000005530 etching Methods 0.000 description 2
- 238000002513 implantation Methods 0.000 description 2
- 239000005380 borophosphosilicate glass Substances 0.000 description 1
- 229910052681 coesite Inorganic materials 0.000 description 1
- 229910052906 cristobalite Inorganic materials 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 230000005611 electricity Effects 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 238000001465 metallisation Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 238000004806 packaging method and process Methods 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
- 229910052682 stishovite Inorganic materials 0.000 description 1
- 229910052905 tridymite Inorganic materials 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/7813—Vertical DMOS transistors, i.e. VDMOS transistors with trench gate electrode, e.g. UMOS transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
- H01L29/861—Diodes
- H01L29/866—Zener diodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
- H01L27/0611—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region
- H01L27/0617—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type
- H01L27/0629—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type in combination with diodes, or resistors, or capacitors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/0814—Diodes only
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic Table
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66083—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by variation of the electric current supplied or the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched, e.g. two-terminal devices
- H01L29/6609—Diodes
- H01L29/66098—Breakdown diodes
- H01L29/66106—Zener diodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66083—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by variation of the electric current supplied or the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched, e.g. two-terminal devices
- H01L29/6609—Diodes
- H01L29/66136—PN junction diodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66674—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/66712—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/66727—Vertical DMOS transistors, i.e. VDMOS transistors with a step of recessing the source electrode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66674—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/66712—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/66734—Vertical DMOS transistors, i.e. VDMOS transistors with a step of recessing the gate electrode, e.g. to form a trench gate electrode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/7803—Vertical DMOS transistors, i.e. VDMOS transistors structurally associated with at least one other device
- H01L29/7808—Vertical DMOS transistors, i.e. VDMOS transistors structurally associated with at least one other device the other device being a breakdown diode, e.g. Zener diode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/0203—Particular design considerations for integrated circuits
- H01L27/0248—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
- H01L27/0251—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices
- H01L27/0255—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices using diodes as protective elements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Definitions
- MOS Metal oxide semiconductor
- ICs integrated circuits
- discrete power MOS transistors receive input signals through the gate of a MOS transistor. If a high voltage input signal is applied to the gate terminal, the gate oxide layer may be unable to withstand the high voltage and break down. When semiconductor devices are transported by humans or machines, higher than normal input voltages may be produced resulting in damage to the device.
- the protective circuits are designed to conduct when a high voltage is applied to the I/O pad. Hence, these protective circuits provide an electrical path to, e.g., ground, to safely discharge the high spike current caused by high spike voltage and protect a MOS transistor from the damage of the gate oxide.
- a surface-formed polysilicon Zener diode is preferred for ESD (electrostatic discharge) protection in power trench MOS transistors.
- ESD electrostatic discharge
- a conventional surface-formed polysilicon Zener diode increases surface topology, which limits the ability to print small features during lithography.
- Embodiments of the present invention include a method of manufacturing a trench polysilicon diode.
- the method includes forming a N " (P " ) type epitaxial layer which is depended on the drain-source breakdown voltage requirement of N-channel (P-channel) trench MOSFET on N + ( P + ) type substrate, forming a trench in the N " (P " ) type epitaxial region and growing an thick oxide insulating layer lines the trench.
- the method further includes filling the trench with polysilicon and etching back polysilicon forming a top surface of the trench and forming a diode in the trench polysilicon region wherein a portion of the diode is lower than the top surface of the trench.
- Embodiments of the present invention further include a trench MOSFET comprising electrostatic discharge protection.
- the trench MOSFET comprising a N ' (P " ) type epitaxial region which is depended on the drain-source breakdown voltage requirement of N-channel (P-channel) trench MOSFET on N + ( P + ) type substrate.
- a trench is formed in the N ' (P " ) type epitaxial region, wherein the trench comprises a top surface.
- An gate oxide layer is grown on the trench and a gate polysiiicon is deposited and etched back to form the gate of the trench MOSFET.
- the trench MOSFET further comprises a P(N) type body formed in the N " (P " ) type epitaxial region and N + (P + ) type source formed in the P(N) type body.
- the trench polysilicon diode of the present invention significantly reduces the topology of the silicon surface by locating the polysilicon Zener diode
- modifying the stripe source block can specify different breakdown voltages of the polysilicon Zener diode structure.
- paralleling more trench polysilicon Zener diode cells can specify different ESD rating.
- the trench polysilicon diode can be also used for protection, clamping and temperature sensing functions.
- Embodiments of the present invention include a method of manufacturing a trench polysilicon diode.
- the method includes forming a N- (P-) type epitaxial region on a N+ (P+) type substrate and forming a trench in the N- (P-) type epitaxial region. .
- the method further includes forming a insulating layer in the trench and filling the trench with polysilicon forming a top surface of the trench.
- the method further includes forming P+ (N+) type doped polysilicon region and N+- (P+) type doped polysilicon region in the trench and forming a diode in the trench wherein a portion of the diode is lower than the top surface of the trench.
- FIG. 1A, 1 B, 1C, 1 D, 1 E, 1 F 1 1G 1 1 h, 11, U 1 1 K 1 and 1 L are illustrations of various steps performed during exemplary method of manufacturing a trench MOSFET comprising a trench polysilicon diode in accordance with embodiments of the present invention.
- Figure 2A is an illustration of an exemplary single stripe trench polysilicon Zener diode cell layout in accordance with embodiments of the present invention.
- Figure 2B is an illustration of a first cross section view of a single stripe trench polysilicon Zener diode in accordance with embodiments of the present invention.
- Figure 2C is an illustration of a second cross section view of a single stripe trench polysilicon Zener diode in accordance with embodiments of the present
- Figure 3A is an illustration of a double stripe trench potysilicon Zener diode cell layout in accordance with embodiments of the present invention to double the breakdown voltage of the trench polysilicon Zener diode compared with a single stripe trench polysilicon Zener diode.
- Figure 3B is an illustration of a cross section view of a double stripe trench polysilicon Zener diode in accordance with embodiments of the present invention.
- Figure 3C is a schematic of an exemplary single stage trench polysilicon Zener diode for ESD protection in accordance with embodiments of the present invention.
- Figure 3D is a schematic of an exemplary dual stage polysilicon Zener diode for ESD protection in accordance with embodiments of the present invention.
- Figure 4 is a process flow chart of an exemplary method for manufacturing a trench polysilicon diode in accordance with embodiments of the present invention.
- Figure 5A is a schematic top layout view of an exemplary sensing temperature comprising vertical trench diodes in accordance with embodiments of the present invention.
- Figure 5B is an illustration of a temperature sensing circuit comprising vertical trench polysilicon diodes in accordance with embodiments of the present invention.
- Embodiments of the present invention include a method and structure of a trench polysilicon diode.
- the trench polysilicon diode of the present invention significantly reduces the topology of the silicon surface by locating the trench polysilicon diode structure in the silicon.
- modifying the diode implantations can specify different breakdown voltages of the trench polysilicon Zener diode structure.
- modifying the series back-to-back diode numbers can also specify different breakdown voltages of the trench polysilicon Zener diode structure.
- a trench polysilicon Zener diode is formed for ESD protection.
- the more trench polysilicon Zener diode cells can be paralleled for specifying ESD rating.
- the trench polysilicon diode can be used for temperature sensing function.
- a trench polysilicon Zener diode can be used for the source-drain over-voltage protection and clamping function.
- Figures 1A, 1 B, 1C, I D, 1 E, 1F, 1G, 1 H, 11, U 1 1 K, and 1 L are illustrations of various steps performed during exemplary method of manufacturing a vertical trench polysilicon diode in accordance with embodiments of the present invention.
- an N- (P-) type doped epitaxial region 102 is formed over a
- N+ (P+) type doped substrate 101 conventionally N+ (P+) type doped substrate 101.
- An oxide pad 103 is formed over the N- (P-) type doped epitaxial region 102. In one embodiment of the invention, the oxide pad is approximately 300 angstroms in thickness. In one embodiment of the invention, the oxide pad comprises SiO 2 .
- a silicon nitride layer 104 is formed over the oxide pad 103. In one embodiment of the invention, silicon nitride layer 104 is approximately two thousand angstroms in thickness.
- a photoresist layer 105 is used to mask the location of a trench 120.
- Figure 1 A is an illustration of the semiconductor device after the trench formation.
- the trench 120 is an electrostatic discharge (ESD) trench.
- the trench 120 is part of a trench diode used for a clamping function or for a temperature sensing function.
- the photoresist layer 105 (of Figure 1A) is removed and an insulating layer t22 is formed on the inside of the trench 120.
- the insulating layer comprises an LOCOS (localized oxidation of silicon) oxide.
- the insulating layer is three thousand angstroms in thickness.
- the thickness of the insulating layer 122 depends on the desired drain- source breakdown rating of the protected device for good isolation between the Zener diode and the protected device. For example, a thicker insulating layer 122 will provide a higher isolation rating than a thinner insulating layer 122.
- an insulating layer 122 of three thousand angstroms comprises a breakdown voltage (BV) greater than 40 volts.
- the insulating layer 122 is not formed on the top surface of the silicon nitride layer 104.
- a polysilicon layer 140 is deposited to fill the trench 120.
- the polysilicon layer 140 is 1.5 micrometers thick and its thickness can be changed according to the trench width.
- the polysilicon layer 140 is deposited over the insulating layer 122.
- the polysilicon layer is deposited over the surface of silicon nitride layer 104.
- the silicon nitride layer 104 serves as an etch stop.
- Figure 1C is an illustration after etchback of the polysilicon layer 140.
- the remaining polysilicon 140 fills the trench 120.
- the trench is filled such that the top of the trench is level with the top layer of the N- (P-) type epitaxial region.
- the silicon nitride layer 104 and the oxide pad layer 103 are removed.
- a buffer oxide etch or an HF etch are used to remove the oxide pad layer 103.
- one or more MOSFET transistor trenches 155 are formed adjacent to the diode (ESD) trenches 120.
- a trench mask (photoresist) 150 masks the location for the MOSFET transistor trenches 155.
- conventional manufacture process is used to form the MOSFET trenches 155.
- the photoresist 155 is removed and a gate oxide layer 160 is formed and lines the MOSFET trenches 155.
- the gate oxide layer 160 is also formed on the top of the polysilicon 140 that fills the diode (ESD) trenches 120.
- a gate polysilicon layer 161 is deposited over the gate oxide layer 160. In one embodiment of the invention, the gate polysilicon 161 is approximately one micrometer in thickness. In one embodiment of the invention, gate doping can be performed at this step.
- the gate polysilicon 161 is etched back and a remaining portion of the gate polysilicon 161 fills the MOSFET trench 155.
- mask 170 is used to protect the MOSFET trenches 155 from an ESD implant 171 to form a P+ (N+) type of trench polysilicon diode.
- the ESD implant can be modified to tune the characteristics of the trench polysilicon diode of the present invention. For example, different implant dose can be used for different breakdown voltages of the diode.
- a body implant is performed to form P (N) type body region 175.
- a body block mask is used to form the body implant area.
- the body implant is driven in after implantation.
- a source block mask is used to form the source implant area and N+ (P+) type silicon regions 180 are formed.
- the source implant is also used to form a N+ (P+) type polysilicon region of trench polysilicon diode, the unblocked polysilicon region 140 of Figure 1G is now an N+ (P+) type doped region.
- the trench transistors 155 are completed in a conventional manner.
- LTO low temperature oxide
- BPSG borophosphorsilicate glass
- a contact mask is used during a contact implant to form a contact.
- a clamping implant can be performed when a clamping function is desired.
- metallization 199 is performed to complete the source/drain side 189 of the MOSFET transistor and the ESD side 190.
- FIG. 2A is an illustration of a single stripe vertical trench polysilicon Zener diode cell layout in accordance with embodiments of the present invention.
- One Zener diode electrode comprises a metal region 200, an N+ (P+) type polysilicon region 203 and a gate contact 204.
- the ground side 206 also comprises an N+ (P+) type polysilicon region 203 and a ground contact 214.
- a P+ (N+) type polysilicon region 201 is between the N+ (P+) type polysilicon
- the NPN (PNP) (e.g., N+ (P+) 203, P+ (N+) 201 , N+ (P+) 203) region forms the trench polysilicon Zener diode of the present invention.
- PNP e.g., N+ (P+) 203, P+ (N+) 201 , N+ (P+) 203 region forms the trench polysilicon Zener diode of the present invention.
- multiple polysilicon trench Zener diodes can be coupled (e.g., in parallel) to achieve different ESD
- the trench polysilicon Zener diode of the present invention is used for a clamping function.
- a trench polysilicon diode of the present invention can be used for temperature sensing.
- a cross section of the trench polysilicon Zener diode of Figure 2A can be viewed by bisecting the Zener diode along an axis from A 210 to A 1 216 (as illustrated in Figure 2B).
- Figure 2B is a first cross section of the vertical trench poiysilicon diode of Figure 2A from A 210 to A 1 216 (of Figure 2A).
- the NPN (PNP) formation corresponds to the trench polysilicon Zener diode 280 of Figure 2B.
- Figure 2C is a second cross section of the vertical trench polysilicon diode of Figure 2A from B 211 to B 1 217 (of Figure 2A).
- FIG. 3A is an illustration of a double stripe vertical trench polysilicon Zener diode cell layout in accordance with embodiments of the present invention.
- the gate side 300 comprises an N+ (P+) type polysilicon region 303 and a gate contact 304.
- the ground side 306 comprises an N+ (P+) type polysilicon region 303 and a ground contact 314.
- Two P+ (N+) type polysilicon regions 301 are between the N+ (P+) type polysilicon regions 203.
- Between the two P+ (N+) type polysilicon regions 301 is another N+ (P+) type polysilicon region 303.
- the NPNPN (PNPNP) region forms a plurality of trench polysilicon diodes of the present invention.
- a cross section of the trench polysilicon Zener diode of Figure 3A can be viewed by bisecting the Zener diode along an axis from C 310 to C 316 (as illustrated in Figure 3B).
- Figure 3B is a cross section of the vertical trench polysilicon Zener diode of Figure 3A from C 310 to C 316 (of Figure 3A).
- the NPNPN (PNPNP) formation corresponds to a plurality of trench polysilicon Zener diodes 380 of Figure 3B coupled together.
- Figure 3C is a schematic of a single stage ESD protection circuit 380 comprising a vertical trench polysilicon Zener diode 381 in accordance with embodiments of the present invention.
- Figure 3D is a schematic of a dual stage ESD protection circuit 390 comprising a first vertical trench polysilicon Zener diode 391 , a trench polisilicon resistance and a second vertical trench polysilicon Zener diode 392 in accordance with embodiments of the present invention.
- Figure 4 is a flow diagram of an exemplary method for manufacturing a vertical trench polysilicon diode in accordance with embodiments of the present invention.
- the resulting trench polysilicon Zener diode of process 400 is used for ESD protection.
- the resulting trench polysilicon diode of process 400 is used for over-voltage protection and/or a clamping function. It is appreciated that method 400 can also be used for manufacturing a trench polysilicon diode that can be used for temperature sensing.
- process 400 includes forming a N- (P-) type epitaxial region on a N+ (P+) type substrate.
- process 400 includes forming a trench in the N- (P-) type epitaxial region and growing LOCOS oxide on it.
- the trench formed in step 404 is an ESD trench.
- the thickness of the LOCOS oxide can be modified to support a desired breakdown voltage for the finished diode.
- process 400 includes depositing a polysilicon and etching back the polysilicon, which remaining polysilicon fill a top surface of the trench formed in step 404.
- process 400 includes forming a P+ (N+) type polysilicon region in the trench polysilicon formed in step 406 by doing P+ (N+) type ESD implanting.
- the P+ (N+) type ESD implanting dose can be modified to achieve a desired breakdown voltage and ESD rating for the finished diode.
- process 400 includes forming a N+ (P+)type polysilicon region in the trench polysilicon formed in step 406 by doing N+ (P+) type source implanting.
- process 400 includes forming a diode in the body region wherein a portion of the diode is lower than the top surface of the trench.
- performing a sequence of implants forms the diode.
- a first ESD implant is performed to dope the polysilicon deposited in the trench (forming a P+ (N+) type polysiiicon region) and a second source implant is performed to dope the polysilicon deposited in the trench (forming an N+ (P+) type polysilicon region).
- FIG 5A is a schematic top layout view 500a for sensing temperature in accordance with embodiments of the present invention.
- the temperature sensor 500a comprises vertical trench polysilicon diodes 510 and 520.
- the trench polysilicon diodes 510 and 520 are electrically coupled in anti-parallel and are electrically coupled to pins one 502 and two 504.
- Trench diode 510 comprises a region of N+ type polysilicon region 512 and a region of P+ type polysilicon region 51 1.
- Diode 510 is electrically coupled to pin one 502 via contact 513 and is electrically coupled to pin two 504 via contact 514.
- Trench diode 520 comprises a region, of N+ type polysilicon region 521 and a region of P+ type polysilicon region 522. Diode 520 is electrically coupled to pin one 502 via contact 523 and is electrically coupled to pin two 504 via
- a temperature can be determined by measuring a voltage between pin one 502 and pin two 504.
- a look-up table can be used to determine corresponding temperatures for a plurality of voltages.
- Figure 5B is an ilfustration of an exemplary circuit 500b of Figure 5A.
- Trench polysilicoin diodes 510 and 520 are electrically coupled to pins one 502 and two 504.
- a voltage can be measured between pin one 502 and pin two 504 and a corresponding temperature can be determined by a look-up table, for example. It is appreciated that any number of methods of retrieving a corresponding temperature for a given voltage can be used in accordance with embodiments of the invention.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Semiconductor Integrated Circuits (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Electrodes Of Semiconductors (AREA)
Abstract
Embodiments of the present invention include a method of manufacturing a trench polysilicon diode. The method includes forming a N- (P-) type epitaxial region on a N+ (P+) type substrate and forming a trench in the N- (P-) type epitaxial region. The method further includes forming a insulating layer in the trench and filling the trench with polysilicon forming a top surface of the trench. The method further includes forming P+ (N+) type doped polysilicon region and N+ (P+) type doped polysilicon region in the trench and forming a diode in the trench wherein a portion of the diode is lower than the top surface of the trench.
Description
TRENCH POLYSILICON DIODE
Field
■ Metal oxide semiconductor (MOS) integrated circuits (ICs) and discrete power MOS transistors receive input signals through the gate of a MOS transistor. If a high voltage input signal is applied to the gate terminal, the gate oxide layer may be unable to withstand the high voltage and break down. When semiconductor devices are transported by humans or machines, higher than normal input voltages may be produced resulting in damage to the device.
However, the causes of abnormally high voltages are many. For example, electric charges can be produced by friction between surfaces or when an IC or a discrete MOS transistor is unpacked from plastic packaging. Static electricity can range from several hundreds volts to several thousand volts. If such high voltages are applied to the pins of an IC or discrete package, voltage breakdown of the gate oxide layer of a transistor within the package can occur which would result in the transistor being inoperative. As a result, the entire IC or a discrete MOS transistor could be rendered inoperative.
To prevent such damages to the MOS transistors, protective circuits are connected to pins of an 1C or a discrete MOS transistor package. Such protective circuits are typically connected between each input/output (I/O) pad and the integrated circuit. The protective circuits are designed to conduct when a high voltage is applied to the I/O pad. Hence, these protective circuits provide an electrical path to, e.g., ground, to safely discharge the high spike current caused by high spike voltage and protect a MOS transistor from the damage of the gate oxide.
A surface-formed polysilicon Zener diode is preferred for ESD (electrostatic discharge) protection in power trench MOS transistors. However, as feature sizes of semiconductor 1C and devices are reduced, it is important to have flat surfaces for lithography module to print small features and therefore achieve higher cell density. A conventional surface-formed polysilicon Zener diode increases surface topology, which limits the ability to print small features during lithography.
SUMMARY OF THE INVENTION
Embodiments of the present invention include a method of manufacturing a trench polysilicon diode. The method includes forming a N" (P") type epitaxial layer which is depended on the drain-source breakdown voltage requirement of N-channel (P-channel) trench MOSFET on N+ ( P+) type substrate, forming a trench in the N" (P") type epitaxial region and growing an thick oxide insulating layer lines the trench. The method further includes filling the trench with polysilicon and etching back polysilicon forming a top surface of the trench and forming a diode in the trench polysilicon region wherein a portion of the diode is lower than the top surface of the trench.
Embodiments of the present invention further include a trench MOSFET comprising electrostatic discharge protection. The trench MOSFET comprising a N' (P") type epitaxial region which is depended on the drain-source breakdown voltage requirement of N-channel (P-channel) trench MOSFET on N+ ( P+) type substrate. A trench is formed in the N' (P") type epitaxial region, wherein the trench comprises a top surface. An gate oxide layer is grown on the trench and a gate polysiiicon is deposited and etched back to form the gate of the trench MOSFET. The trench MOSFET further comprises a P(N) type body formed in the N" (P") type epitaxial region and N+ (P+) type source formed in the P(N) type body.
The trench polysilicon diode of the present invention significantly reduces the topology of the silicon surface by locating the polysilicon Zener diode
structure in the silicon. Conventional polysilicon Zener diode structures are located on the surface of the silicon and increase the topology of the silicon, limiting feature size of lithography and reducing cell density. In one embodiment of the invention, modifying the stripe source block can specify different breakdown voltages of the polysilicon Zener diode structure. In one embodiment
of the invention, paralleling more trench polysilicon Zener diode cells can specify different ESD rating. In one embodiment of the invention, the trench polysilicon diode can be also used for protection, clamping and temperature sensing functions.
Embodiments of the present invention include a method of manufacturing a trench polysilicon diode. The method includes forming a N- (P-) type epitaxial region on a N+ (P+) type substrate and forming a trench in the N- (P-) type epitaxial region. .The method further includes forming a insulating layer in the trench and filling the trench with polysilicon forming a top surface of the trench. The method further includes forming P+ (N+) type doped polysilicon region and N+- (P+) type doped polysilicon region in the trench and forming a diode in the trench wherein a portion of the diode is lower than the top surface of the trench.
BRIEF DESCRIPTION OF THE FIGURES
The accompanying drawings, which are incorporated in and form a part of this specification, illustrate embodiments of the present invention and, together with the description, serve to explain the principles of the invention:
Figure 1A, 1 B, 1C, 1 D, 1 E, 1 F1 1G1 1 h, 11, U1 1 K1 and 1 L are illustrations of various steps performed during exemplary method of manufacturing a trench MOSFET comprising a trench polysilicon diode in accordance with embodiments of the present invention.
Figure 2A is an illustration of an exemplary single stripe trench polysilicon Zener diode cell layout in accordance with embodiments of the present invention.
Figure 2B is an illustration of a first cross section view of a single stripe trench polysilicon Zener diode in accordance with embodiments of the present invention.
Figure 2C is an illustration of a second cross section view of a single stripe trench polysilicon Zener diode in accordance with embodiments of the present
invention.
Figure 3A is an illustration of a double stripe trench potysilicon Zener diode cell layout in accordance with embodiments of the present invention to double the breakdown voltage of the trench polysilicon Zener diode compared with a single stripe trench polysilicon Zener diode. The higher breakdown voltage of the trench polysilicon Zener diode, the more stripe trench polysilicon Zener diode cell layout can be designed.
Figure 3B is an illustration of a cross section view of a double stripe trench polysilicon Zener diode in accordance with embodiments of the present invention.
Figure 3C is a schematic of an exemplary single stage trench polysilicon Zener diode for ESD protection in accordance with embodiments of the present invention.
Figure 3D is a schematic of an exemplary dual stage polysilicon Zener diode for ESD protection in accordance with embodiments of the present invention.
Figure 4 is a process flow chart of an exemplary method for manufacturing a trench polysilicon diode in accordance with embodiments of the present invention.
Figure 5A is a schematic top layout view of an exemplary sensing temperature comprising vertical trench diodes in accordance with embodiments of the present invention.
Figure 5B is an illustration of a temperature sensing circuit comprising vertical trench polysilicon diodes in accordance with embodiments of the present invention.
DETAILED DESCRIPTION
Reference will now be made in detail to the various embodiments of the
present invention, examples of which are illustrated in the accompanying drawings. While the invention will be described in conjunction with these embodiments, it will be understood that they are not intended to limit the invention to these embodiments. On the contrary, the invention is intended to cover alternatives, modifications and equivalents, which may be included within the spirit and scope of the invention as defined by the appended claims. Furthermore, in the following detailed description of the present invention, numerous specific details are set forth in order to provide a thorough understanding of the present invention. However, it will be understood that the present invention may be practiced without these specific details. In other instances, well-known methods, procedures, components, and circuits have not been described in detail so as not to unnecessarily obscure aspects of the present invention.
Embodiments of the present invention include a method and structure of a trench polysilicon diode. The trench polysilicon diode of the present invention significantly reduces the topology of the silicon surface by locating the trench polysilicon diode structure in the silicon. Conventional polysilicon diode
structures are located on the surface of the silicon and increase the topology of the silicon, reducing cell density. In one embodiment of the invention, modifying
the diode implantations can specify different breakdown voltages of the trench polysilicon Zener diode structure. In one embodiment of the invention, modifying the series back-to-back diode numbers can also specify different breakdown voltages of the trench polysilicon Zener diode structure. In one embodiment of the invention, a trench polysilicon Zener diode is formed for ESD protection. In one embodiment of the invention, the more trench polysilicon Zener diode cells can be paralleled for specifying ESD rating. In one embodiment of the invention, the trench polysilicon diode can be used for temperature sensing function. In one embodiment of the invention, a trench polysilicon Zener diode can be used for the source-drain over-voltage protection and clamping function.
Figures 1A, 1 B, 1C, I D, 1 E, 1F, 1G, 1 H, 11, U1 1 K, and 1 L are illustrations of various steps performed during exemplary method of manufacturing a vertical trench polysilicon diode in accordance with embodiments of the present invention.
In Figure 1 A, an N- (P-) type doped epitaxial region 102 is formed over a
conventionally N+ (P+) type doped substrate 101. An oxide pad 103 is formed over the N- (P-) type doped epitaxial region 102. In one embodiment of the invention, the oxide pad is approximately 300 angstroms in thickness. In one embodiment of the invention, the oxide pad comprises SiO2. A silicon nitride
layer 104 is formed over the oxide pad 103. In one embodiment of the invention, silicon nitride layer 104 is approximately two thousand angstroms in thickness.
A photoresist layer 105 is used to mask the location of a trench 120. Figure 1 A is an illustration of the semiconductor device after the trench formation. In one embodiment of the invention, the trench 120 is an electrostatic discharge (ESD) trench. In another embodiment of the invention, the trench 120 is part of a trench diode used for a clamping function or for a temperature sensing function.
In Figure 1 B, the photoresist layer 105 (of Figure 1A) is removed and an insulating layer t22 is formed on the inside of the trench 120. In one embodiment of the invention, the insulating layer comprises an LOCOS (localized oxidation of silicon) oxide. In one embodiment of the invention, the insulating layer is three thousand angstroms in thickness. In one embodiment of the invention, the thickness of the insulating layer 122 depends on the desired drain- source breakdown rating of the protected device for good isolation between the Zener diode and the protected device. For example, a thicker insulating layer 122 will provide a higher isolation rating than a thinner insulating layer 122. In
one embodiment of the invention, an insulating layer 122 of three thousand angstroms comprises a breakdown voltage (BV) greater than 40 volts. In one embodiment of the invention, the insulating layer 122 is not formed on the top surface of the silicon nitride layer 104.
In Figure 1C, a polysilicon layer 140 is deposited to fill the trench 120. In one embodiment of the invention, the polysilicon layer 140 is 1.5 micrometers thick and its thickness can be changed according to the trench width. The polysilicon layer 140 is deposited over the insulating layer 122. In one embodiment of the invention, the polysilicon layer is deposited over the surface of silicon nitride layer 104. In this embodiment of the invention, the silicon nitride layer 104 serves as an etch stop. Figure 1C is an illustration after etchback of the polysilicon layer 140. The remaining polysilicon 140 fills the trench 120. In one embodiment of the invention the trench is filled such that the top of the trench is level with the top layer of the N- (P-) type epitaxial region.
In Figure 1 D, the silicon nitride layer 104 and the oxide pad layer 103 are removed. In one embodiment of the invention, a buffer oxide etch or an HF etch are used to remove the oxide pad layer 103.
In Figure 1 E, one or more MOSFET transistor trenches 155 are formed adjacent to the diode (ESD) trenches 120. A trench mask (photoresist) 150 masks the location for the MOSFET transistor trenches 155. In one embodiment of the invention, conventional manufacture process is used to form the MOSFET trenches 155.
In Figure 1 F1 the photoresist 155 is removed and a gate oxide layer 160 is formed and lines the MOSFET trenches 155. The gate oxide layer 160 is also formed on the top of the polysilicon 140 that fills the diode (ESD) trenches 120. A gate polysilicon layer 161 is deposited over the gate oxide layer 160. In one embodiment of the invention, the gate polysilicon 161 is approximately one micrometer in thickness. In one embodiment of the invention, gate doping can be performed at this step.
In Figure 1G, the gate polysilicon 161 is etched back and a remaining portion of the gate polysilicon 161 fills the MOSFET trench 155.
In Figure 1 H, mask 170 is used to protect the MOSFET trenches 155 from an ESD implant 171 to form a P+ (N+) type of trench polysilicon diode. The ESD implant can be modified to tune the characteristics of the trench polysilicon diode of the present invention. For example, different implant dose can be used for different breakdown voltages of the diode.
In Figure 1 1, a body implant is performed to form P (N) type body region 175. In one embodiment of the invention, a body block mask is used to form the body implant area. In one embodiment of the invention, the body implant is driven in after implantation.
In Figure 1 J, a source block mask is used to form the source implant area and N+ (P+) type silicon regions 180 are formed. At the same time the source implant is also used to form a N+ (P+) type polysilicon region of trench polysilicon diode, the unblocked polysilicon region 140 of Figure 1G is now an N+ (P+) type doped region.
In Figures 1 K and 1 L, the trench transistors 155 are completed in a conventional manner. In Figure 1 K, LTO (low temperature oxide) plus BPSG (borophosphorsilicate glass) layers 181 are formed and the source and gate electrodes are patterned. In one embodiment of the invention, a contact mask is used during a contact implant to form a contact. After contact formation, in one embodiment of the invention, a clamping implant can be performed when a clamping function is desired.
In Figure 1 L, metallization 199 is performed to complete the source/drain side 189 of the MOSFET transistor and the ESD side 190.
Figure 2A is an illustration of a single stripe vertical trench polysilicon Zener diode cell layout in accordance with embodiments of the present invention. One Zener diode electrode comprises a metal region 200, an N+ (P+) type polysilicon region 203 and a gate contact 204. The ground side 206 also comprises an N+ (P+) type polysilicon region 203 and a ground contact 214. A
P+ (N+) type polysilicon region 201 is between the N+ (P+) type polysilicon
regions 203.
The NPN (PNP) (e.g., N+ (P+) 203, P+ (N+) 201 , N+ (P+) 203) region forms the trench polysilicon Zener diode of the present invention. In one embodiment of the trench polysilicon Zener diode of the present invention is used for ESD protection, in one embodiment of the invention, multiple polysilicon trench Zener diodes can be coupled (e.g., in parallel) to achieve different ESD
protection ratings.
In another embodiment of the invention, the trench polysilicon Zener diode of the present invention is used for a clamping function. In another embodiment of the invention, a trench polysilicon diode of the present invention can be used for temperature sensing. A cross section of the trench polysilicon Zener diode of Figure 2A can be viewed by bisecting the Zener diode along an axis from A 210 to A1 216 (as illustrated in Figure 2B).
Figure 2B is a first cross section of the vertical trench poiysilicon diode of Figure 2A from A 210 to A1 216 (of Figure 2A). The NPN (PNP) formation corresponds to the trench polysilicon Zener diode 280 of Figure 2B.
Figure 2C is a second cross section of the vertical trench polysilicon diode of Figure 2A from B 211 to B1 217 (of Figure 2A).
Figure 3A is an illustration of a double stripe vertical trench polysilicon Zener diode cell layout in accordance with embodiments of the present invention. The gate side 300 comprises an N+ (P+) type polysilicon region 303 and a gate contact 304. The ground side 306 comprises an N+ (P+) type polysilicon region 303 and a ground contact 314. Two P+ (N+) type polysilicon regions 301 are between the N+ (P+) type polysilicon regions 203. Between the two P+ (N+) type polysilicon regions 301 is another N+ (P+) type polysilicon region 303. The NPNPN (PNPNP) region forms a plurality of trench polysilicon diodes of the present invention. In one embodiment of the plurality of trench polysilicon diodes of the present invention are coupled and used for ESD protection. A cross section of the trench polysilicon Zener diode of Figure 3A can be viewed by bisecting the Zener diode along an axis from C 310 to C 316 (as illustrated in Figure 3B).
Figure 3B is a cross section of the vertical trench polysilicon Zener diode of Figure 3A from C 310 to C 316 (of Figure 3A). The NPNPN (PNPNP) formation corresponds to a plurality of trench polysilicon Zener diodes 380 of Figure 3B coupled together.
Figure 3C is a schematic of a single stage ESD protection circuit 380 comprising a vertical trench polysilicon Zener diode 381 in accordance with embodiments of the present invention.
Figure 3D is a schematic of a dual stage ESD protection circuit 390 comprising a first vertical trench polysilicon Zener diode 391 , a trench polisilicon resistance and a second vertical trench polysilicon Zener diode 392 in accordance with embodiments of the present invention.
Figure 4 is a flow diagram of an exemplary method for manufacturing a vertical trench polysilicon diode in accordance with embodiments of the present invention. In one embodiment of the invention, the resulting trench polysilicon Zener diode of process 400 is used for ESD protection. In another embodiment of the invention, the resulting trench polysilicon diode of process 400 is used for over-voltage protection and/or a clamping function. It is appreciated that method 400 can also be used for manufacturing a trench polysilicon diode that can be used for temperature sensing.
At step 402, process 400 includes forming a N- (P-) type epitaxial region on a N+ (P+) type substrate.
At step 404, process 400 includes forming a trench in the N- (P-) type epitaxial region and growing LOCOS oxide on it. In one embodiment of the invention, the trench formed in step 404 is an ESD trench. In one embodiment of the invention, the thickness of the LOCOS oxide can be modified to support a desired breakdown voltage for the finished diode.
At step 406, process 400 includes depositing a polysilicon and etching back the polysilicon, which remaining polysilicon fill a top surface of the trench formed in step 404.
At step 408, process 400 includes forming a P+ (N+) type polysilicon region in the trench polysilicon formed in step 406 by doing P+ (N+) type ESD implanting. In one embodiment of the invention, the P+ (N+) type ESD implanting dose can be modified to achieve a desired breakdown voltage and ESD rating for the finished diode.
At step 410, process 400 includes forming a N+ (P+)type polysilicon region in the trench polysilicon formed in step 406 by doing N+ (P+) type source implanting.
At step 412, process 400 includes forming a diode in the body region wherein a portion of the diode is lower than the top surface of the trench. In one
embodiment of the invention, performing a sequence of implants forms the diode. A first ESD implant is performed to dope the polysilicon deposited in the trench (forming a P+ (N+) type polysiiicon region) and a second source implant is performed to dope the polysilicon deposited in the trench (forming an N+ (P+) type polysilicon region).1
Figure 5A is a schematic top layout view 500a for sensing temperature in accordance with embodiments of the present invention. The temperature sensor 500a comprises vertical trench polysilicon diodes 510 and 520. The trench polysilicon diodes 510 and 520 are electrically coupled in anti-parallel and are electrically coupled to pins one 502 and two 504.
Trench diode 510 comprises a region of N+ type polysilicon region 512 and a region of P+ type polysilicon region 51 1. Diode 510 is electrically coupled to pin one 502 via contact 513 and is electrically coupled to pin two 504 via contact 514.
Trench diode 520 comprises a region, of N+ type polysilicon region 521 and a region of P+ type polysilicon region 522. Diode 520 is electrically coupled to pin one 502 via contact 523 and is electrically coupled to pin two 504 via
contact 524.
A temperature can be determined by measuring a voltage between pin one 502 and pin two 504. A look-up table can be used to determine corresponding temperatures for a plurality of voltages.
Figure 5B is an ilfustration of an exemplary circuit 500b of Figure 5A.
Trench polysilicoin diodes 510 and 520 are electrically coupled to pins one 502 and two 504. A voltage can be measured between pin one 502 and pin two 504 and a corresponding temperature can be determined by a look-up table, for example. It is appreciated that any number of methods of retrieving a corresponding temperature for a given voltage can be used in accordance with embodiments of the invention.
Embodiments of the present invention, a vertical trench polysilicon diode have been described. While the present invention has been described in particular embodiments, it should be appreciated that the present invention should not be construed as limited by such embodiments, but rather construed according to the following Claims.
Claims
1 . A method of manufacturing a vertical trench polysilicon diode comprising; forming a N- (P-) type epitaxial region on N+ (P+) type substrate; forming a trench in said epitaxial region; forming an insulating layer in said trench; filling said trench with polysilicon forming a top surface of said trench; implanting a P+ (N+) type dopant, forming a P+ (N+) type region of said polysilicon in said trench; implanting a N+ (P+) type dopant, forming a N+ (P+) type region of said polysilicon in said trench; forming a polysilicon diode in said trench wherein a portion of said diode is lower than said top surface of said trench.
2. The method as described in Claim 1 wherein said insulating layer comprises an oxide.
3. The method as described in anyone of Claims 1-2 wherein said insulating layer in said trench has a breakdown voltage rating greater than a drain-source breakdown voltage of trench MOSFET transistor for excellent isolation between them.
4. The method as described in anyone of Claims 1-2 wherein said insulating layer is of a few thousand angstroms in thickness and said insulating layer thickness in said trench is dependent on a breakdown voltage requirement.
5. The method as described in anyone of Claims 1-4 wherein formation of said diode is prior to the formation of a MOSFET trench of said transistor.
6. The method as described in anyone of Claims 1-5 wherein said diode is a Zener diode.
7. The method as described in Claim 6 wherein said Zener diode is used for electrostatic discharge protection.
8. The method as described in Claim 5 wherein said Zener diode is used for a clamping function.
9. The method as described in anyone of Claims 1-5 wherein said diode is a trench diode and is used for temperature sensing.
10, The method as described in anyone of Claims 1-9 wherein said N+ (P+) type doped polysilicon in said trench is used as a resistor.
1 1. A trench poiysilicon diode comprising electrostatic discharge protection comprising: a N+ (P+) type substrate; a N- (P-) type epitaxial region over said substrate; a trench formed in said N- (P-) type epitaxial region, said trench comprising a top surface; an insulating layer lining said trench; a polysiiicon filling said trench forming a top surface of said trench; a P+ (N+) type doping polysiiicon in said trench and formed by a P+ (N+) type ESD implant; a N+ (P+) type doping polysiiicon in said trench and formed by a IM+ (P+) type source implant; a diode formed in said trench such that a portion of said diode is formed below said top surface of said trench.
12. The trench polysiiicon diode as described in Claim 11 wherein said insulating layer comprises an oxide.
13. The trench polysiiicon diode as described in anyone of Claims 11-12 wherein said insulating layer in said trench has a breakdown voltage rating greater than a drain-source breakdown voltage of trench MOSFET transistor for excellent isolation between them.
14, The trench pσlysilicon diode as described in anyone of Claims 11-12 wherein said insulating layer is of a few thousand angstroms in thickness and said insulating layer thickness in said trench is dependent on a breakdown voltage requirement.
1 5. The trench poiysiϋcon diode as described in anyone of Claims 11-14 wherein said diode is formed prior to the formation of a MOSFET trench of said transistor,
1 6. The trench poiysiϋcon diode as described in anyOne of Claims 11-15 wherein said diode is a Zener diode.
1 7. The trench polysilicon diode as described in Ciaim 16 wherein said Zener diode is used for electrostatic discharge protection.
18. The trench poiysiiicon diode as described in Claim 16 wherein said Zener diode is used for a clamping function.
19. The trench polysilicon diode as described in anyone of Claims 1 1-15 wherein said diode is a trench diode and is used for temperature sensing.
20. The trench polysilicon diode as described in anyone of Claims 11-19 wherein said N+ (P+) type doped polysilicon in said trench is used as a resistor.
21. A method of manufacturing a trench polysiticon diode comprising: forming a trench in a N- (P-) type epitaxial region on a N+ (P+) type substrate; forming an insulating layer in said trench wherein said insulating layer lines said trench; filling said trench with a polysilicon forming a top surface of said trench; forming a diode in said body region wherein a portion of said diode is lower than said top surface of said trench.
22. The method as described in Claim 21 further comprising; forming a plurality of Zener diodes in said N- (P-) type epitaxial region and coupling said plurality of Zener diodes in parallel to protect said transistor from electrostatic discharge.
23. The method as described in anyone of Claims 21-22 wherein said insulating layer comprises an oxide.
24 The method as described \n anyone of Claims 21-23 wherein said insulating layer in said trench has a breakdown voltage rating greater than a drain-source breakdown voltage of trench MOSFET transistor for excellent isolation between them
25. The method as described in anyone of Claims 21-23 wherein said insulating layer is of a few thousand angstroms in thickness and said insulating layer thickness in said trench is dependent on a breakdown voltage requirement
26 The method as described in anyone of Claims 21-25 wherein formation of said diode occurs prior to the formation of a MOSFET trench of said transistor
27 The method as described in Claim 21 wherein said diode is a Zener diode
28 The method as described in Claim 27 wherein said Zener diode is used for electrostatic discharge protection
29 The method as described in Claim 27 wherein said Zener diode is used for a clamping function
30 The method as described in anyone of Claims 21-26 wherein said diode is a trench dιod« and is used for temperature sensing
31. The method as described in anyone of Claims 21-30 wherein said N+ (P+) type doped polysilicon in said trench is used as a resistor.
32. A temperature sensor comprising: a first trench polysilicon diode electrically coupled to a first pin and a second pin wherein a portion of said first trench polysiϋcon diode is under the surface a N- (P-) type epitaxial region; and a second trench polysilicon diode coupled to said first pin and said second pin wherein said first trench polysilicon diode and said second trench polysilicon diode are coupled in anti-parallel and wherein a temperature can be determined by a voltage measured between said first pin and said second pin and wherein a portion of said second trench polysilicon diode is under said surface said N- (P-) type epitaxial region.
33. The temperature sensor as described in Claim 32 wherein said first and second trench diodes are trench polysilicon diodes.
34. The temperature sensor as described in anyone of Claims 32-33 further comprising a look-up table comprising a plurality of voltages and corresponding temperature values.
35. The temperature sensor as described in anyone of Claims 32-34 wherein said first and second diodes comprise a P+ type polysilicon region and an N+ type polysiϋcon region.
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP06850435.6A EP1966830B1 (en) | 2005-12-28 | 2006-12-22 | Method of manufacturing a semiconductor device comprising a trench gate mosfet and a trench polysilicon diode |
JP2008548662A JP5275041B2 (en) | 2005-12-28 | 2006-12-22 | Trench polysilicon diode |
CN2006800500824A CN101351893B (en) | 2005-12-28 | 2006-12-22 | Trench polysilicon diode |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/322,040 | 2005-12-28 | ||
US11/322,040 US7544545B2 (en) | 2005-12-28 | 2005-12-28 | Trench polysilicon diode |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2007092089A1 true WO2007092089A1 (en) | 2007-08-16 |
Family
ID=38192570
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2006/049132 WO2007092089A1 (en) | 2005-12-28 | 2006-12-22 | Trench polysilicon diode |
Country Status (7)
Country | Link |
---|---|
US (4) | US7544545B2 (en) |
EP (1) | EP1966830B1 (en) |
JP (2) | JP5275041B2 (en) |
KR (1) | KR101098918B1 (en) |
CN (2) | CN101351893B (en) |
TW (1) | TWI424572B (en) |
WO (1) | WO2007092089A1 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2010212292A (en) * | 2009-03-06 | 2010-09-24 | Toyota Motor Corp | Semiconductor device |
US9240358B2 (en) | 2013-05-29 | 2016-01-19 | Mitsubishi Electric Corporation | Semiconductor device provided with temperature sensing diode and manufacturing method thereof |
Families Citing this family (67)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8629019B2 (en) * | 2002-09-24 | 2014-01-14 | Vishay-Siliconix | Method of forming self aligned contacts for a power MOSFET |
US7583485B1 (en) | 2005-07-26 | 2009-09-01 | Vishay-Siliconix | Electrostatic discharge protection circuit for integrated circuits |
DE102005039666B3 (en) * | 2005-08-22 | 2007-05-31 | Infineon Technologies Austria Ag | Method for producing a semiconductor structure with selective dopant regions |
JP4991134B2 (en) * | 2005-09-15 | 2012-08-01 | ルネサスエレクトロニクス株式会社 | Semiconductor device and manufacturing method thereof |
US7544545B2 (en) | 2005-12-28 | 2009-06-09 | Vishay-Siliconix | Trench polysilicon diode |
JP2009524248A (en) * | 2006-01-18 | 2009-06-25 | ビシェイ−シリコニクス | Floating gate structure with high electrostatic discharge performance |
US9748346B2 (en) * | 2014-11-25 | 2017-08-29 | Alpha And Omega Semiconductor Incorporated | Circuit configuration and manufacturing processes for vertical transient voltage suppressor (TVS) and EMI filter |
WO2008099317A1 (en) * | 2007-02-12 | 2008-08-21 | Nxp B.V. | Esd-protection device, a semiconductor device and an integrated system in a package comprising such a device |
JP5274815B2 (en) * | 2007-11-20 | 2013-08-28 | ルネサスエレクトロニクス株式会社 | Power supply control circuit |
US10600902B2 (en) | 2008-02-13 | 2020-03-24 | Vishay SIliconix, LLC | Self-repairing field effect transisitor |
US8080851B2 (en) * | 2008-08-29 | 2011-12-20 | International Business Machines Corporation | Deep trench electrostatic discharge (ESD) protect diode for silicon-on-insulator (SOI) devices |
DE102008058974A1 (en) * | 2008-09-30 | 2010-04-29 | Infineon Technologies Ag | Semiconductor device and method for manufacturing a semiconductor device |
US8089095B2 (en) * | 2008-10-15 | 2012-01-03 | Semiconductor Components Industries, Llc | Two terminal multi-channel ESD device and method therefor |
US8169045B2 (en) | 2009-04-28 | 2012-05-01 | Infineon Technologies Ag | System and method for constructing shielded seebeck temperature difference sensor |
US9230810B2 (en) | 2009-09-03 | 2016-01-05 | Vishay-Siliconix | System and method for substrate wafer back side and edge cross section seals |
US9306056B2 (en) * | 2009-10-30 | 2016-04-05 | Vishay-Siliconix | Semiconductor device with trench-like feed-throughs |
US8604525B2 (en) | 2009-11-02 | 2013-12-10 | Vishay-Siliconix | Transistor structure with feed-through source-to-substrate contact |
CN102263105B (en) * | 2010-05-26 | 2013-04-03 | 茂达电子股份有限公司 | Trench semiconductor component and manufacturing method |
CN102299102B (en) * | 2010-06-22 | 2013-11-20 | 茂达电子股份有限公司 | Power semiconductor assembly with drain voltage protection and manufacturing method thereof |
US8435853B2 (en) * | 2010-08-30 | 2013-05-07 | Infineon Technologies Ag | Method for forming a semiconductor device, and a semiconductor with an integrated poly-diode |
JP2012064849A (en) * | 2010-09-17 | 2012-03-29 | Toshiba Corp | Semiconductor device |
KR20120126433A (en) * | 2011-05-11 | 2012-11-21 | 에스케이하이닉스 주식회사 | Semiconductor device and manufacturing method of the same |
US8554671B2 (en) * | 2011-07-18 | 2013-10-08 | Rabih Salem Ballout | System and associated method and service for providing a platform that allows for the exchange of cash between members in a mobile environment |
US10733593B2 (en) * | 2011-07-18 | 2020-08-04 | Rabih S. Ballout | Kit, system and associated method and service for providing a platform to prevent fraudulent financial transactions |
US9401355B2 (en) | 2011-12-16 | 2016-07-26 | Infineon Technologies Ag | Semiconductor device including a diode arranged in a trench |
US9614043B2 (en) | 2012-02-09 | 2017-04-04 | Vishay-Siliconix | MOSFET termination trench |
US9842911B2 (en) | 2012-05-30 | 2017-12-12 | Vishay-Siliconix | Adaptive charge balanced edge termination |
KR20130139013A (en) * | 2012-06-12 | 2013-12-20 | 한국전자통신연구원 | Semiconductor device and method of manufacturing of forming the same |
US8941206B2 (en) | 2012-07-24 | 2015-01-27 | Infineon Technologies Ag | Semiconductor device including a diode and method of manufacturing a semiconductor device |
US9012997B2 (en) | 2012-10-26 | 2015-04-21 | International Business Machines Corporation | Semiconductor device including ESD protection device |
EP2747154B1 (en) | 2012-12-21 | 2020-04-01 | ams AG | Lateral single-photon avalanche diode and method of producing a lateral single-photon avalanche diode |
US8710585B1 (en) * | 2013-02-25 | 2014-04-29 | Alpha And Omega Semiconductor Incorporated | High voltage fast recovery trench diode |
EP2779255B1 (en) | 2013-03-15 | 2023-08-23 | ams AG | Lateral single-photon avalanche diode and their manufacturing method |
CN104183483B (en) * | 2013-05-20 | 2017-06-06 | 上海华虹宏力半导体制造有限公司 | The preparation method of groove-shaped Schottky diode |
DE112014001208B4 (en) * | 2013-06-12 | 2024-05-29 | Fuji Electric Co., Ltd. | Method for manufacturing a semiconductor device |
JP2015012184A (en) * | 2013-06-28 | 2015-01-19 | 株式会社東芝 | Semiconductor element |
DE102013108518B4 (en) * | 2013-08-07 | 2016-11-24 | Infineon Technologies Ag | SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME |
CN103630254B (en) * | 2013-11-18 | 2015-12-02 | 西安电子科技大学 | A kind of graphene temperature sensor and preparation technology thereof |
TWI532193B (en) | 2013-12-11 | 2016-05-01 | 節能元件控股有限公司 | Trench mos pn junction diode structure and method for the same |
US9887259B2 (en) | 2014-06-23 | 2018-02-06 | Vishay-Siliconix | Modulated super junction power MOSFET devices |
CN105304486B (en) * | 2014-07-03 | 2019-04-30 | 北大方正集团有限公司 | The manufacturing method of diode |
CN106575666B (en) | 2014-08-19 | 2021-08-06 | 维西埃-硅化物公司 | Super junction metal oxide semiconductor field effect transistor |
EP3183753A4 (en) * | 2014-08-19 | 2018-01-10 | Vishay-Siliconix | Electronic circuit |
US9425304B2 (en) | 2014-08-21 | 2016-08-23 | Vishay-Siliconix | Transistor structure with improved unclamped inductive switching immunity |
DE102014019788B3 (en) | 2014-09-05 | 2019-08-08 | Infineon Technologies Ag | Trench transistor with trenches routed wiring |
DE102014112823B4 (en) * | 2014-09-05 | 2016-07-21 | Infineon Technologies Ag | Semiconductor switch with integrated temperature sensor |
EP2996156A1 (en) | 2014-09-10 | 2016-03-16 | Ipdia | Semiconductor device comprising a diode and electrostatic discharge protection device |
JP6526981B2 (en) | 2015-02-13 | 2019-06-05 | ローム株式会社 | Semiconductor device and semiconductor module |
JP6753066B2 (en) * | 2016-02-09 | 2020-09-09 | 富士電機株式会社 | Semiconductor devices and methods for manufacturing semiconductor devices |
DE102016102493B3 (en) * | 2016-02-12 | 2017-07-20 | Infineon Technologies Ag | SEMICONDUCTOR DEVICE WITH A TEMPERATURE SENSOR, TEMPERATURE SENSOR AND METHOD FOR PRODUCING A SEMICONDUCTOR DEVICE WITH A TEMPERATURE SENSOR |
US10090294B2 (en) * | 2016-03-04 | 2018-10-02 | Rohm Co., Ltd. | Semiconductor device |
US10381473B2 (en) | 2016-12-02 | 2019-08-13 | Vishay-Siliconix | High-electron-mobility transistor with buried interconnect |
CN106784018B (en) * | 2016-12-31 | 2019-10-01 | 江苏宏微科技股份有限公司 | The temperature sensing diode structure and preparation method thereof being integrated on transistor |
JP2018139346A (en) * | 2017-02-24 | 2018-09-06 | ルネサスエレクトロニクス株式会社 | Semiconductor device and electronic control system comprising the same |
DE102017108047A1 (en) * | 2017-04-13 | 2018-10-18 | Infineon Technologies Ag | SEMICONDUCTOR DEVICE WITH STRUCTURE FOR PROTECTION AGAINST ELECTROSTATIC DISCHARGE |
CN109728070A (en) * | 2017-10-31 | 2019-05-07 | 华润微电子(重庆)有限公司 | A kind of MOS electrostatic protection trench device and its manufacturing method |
JP7113666B2 (en) | 2018-06-01 | 2022-08-05 | ローム株式会社 | Semiconductor device and method for manufacturing semiconductor device |
US10693288B2 (en) | 2018-06-26 | 2020-06-23 | Vishay SIliconix, LLC | Protection circuits with negative gate swing capability |
US10833063B2 (en) | 2018-07-25 | 2020-11-10 | Vishay SIliconix, LLC | High electron mobility transistor ESD protection structures |
US10468402B1 (en) | 2018-07-25 | 2019-11-05 | Semiconductor Components Industries, Llc | Trench diode and method of forming the same |
US11251263B2 (en) | 2019-03-13 | 2022-02-15 | Semiconductor Components Industries, Llc | Electronic device including a semiconductor body or an isolation structure within a trench |
CN109950299A (en) * | 2019-04-16 | 2019-06-28 | 成都方舟微电子有限公司 | A kind of power integrated diode chip structure and preparation method thereof |
CN112086501B (en) * | 2019-06-13 | 2024-06-21 | 彩优微电子(昆山)有限公司 | Diode with high electrostatic protection capability and forming method thereof |
TWI695479B (en) * | 2019-07-02 | 2020-06-01 | 大陸商彩優微電子(昆山)有限公司 | Diode with high esd protection capability and method for forming the same |
CN114447114A (en) * | 2020-10-30 | 2022-05-06 | 创亿半导体股份有限公司 | Power semiconductor element and manufacturing method thereof |
US20220238698A1 (en) * | 2021-01-26 | 2022-07-28 | Pakal Technologies, Inc. | Mos-gated trench device using low mask count and simplified processing |
CN118020160A (en) * | 2021-10-01 | 2024-05-10 | 三菱电机株式会社 | Semiconductor device for electric power |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5661322A (en) * | 1995-06-02 | 1997-08-26 | Siliconix Incorporated | Bidirectional blocking accumulation-mode trench power MOSFET |
JP2001257349A (en) | 2000-03-09 | 2001-09-21 | Sanyo Electric Co Ltd | Protective device for mosfet |
US6365462B2 (en) * | 1999-05-28 | 2002-04-02 | Micro-Ohm Corporation | Methods of forming power semiconductor devices having tapered trench-based insulating regions therein |
US6855593B2 (en) * | 2002-07-11 | 2005-02-15 | International Rectifier Corporation | Trench Schottky barrier diode |
Family Cites Families (104)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4677369A (en) | 1985-09-19 | 1987-06-30 | Precision Monolithics, Inc. | CMOS temperature insensitive voltage reference |
US4748103A (en) | 1986-03-21 | 1988-05-31 | Advanced Power Technology | Mask-surrogate semiconductor process employing dopant protective region |
JP2667392B2 (en) | 1986-09-26 | 1997-10-27 | 株式会社デンソー | Method for manufacturing polycrystalline semiconductor diode |
US20020074585A1 (en) | 1988-05-17 | 2002-06-20 | Advanced Power Technology, Inc., Delaware Corporation | Self-aligned power MOSFET with enhanced base region |
US5283201A (en) | 1988-05-17 | 1994-02-01 | Advanced Power Technology, Inc. | High density power device fabrication process |
US4922371A (en) | 1988-11-01 | 1990-05-01 | Teledyne Semiconductor | ESD protection circuit for MOS integrated circuits |
US5055896A (en) | 1988-12-15 | 1991-10-08 | Siliconix Incorporated | Self-aligned LDD lateral DMOS transistor with high-voltage interconnect capability |
US5072266A (en) | 1988-12-27 | 1991-12-10 | Siliconix Incorporated | Trench DMOS power transistor with field-shaping body profile and three-dimensional geometry |
US5024535A (en) | 1989-12-20 | 1991-06-18 | United Technologies Corporation | Semiconductor light source temperature measurement |
DE4200884A1 (en) | 1991-01-16 | 1992-07-23 | Micron Technology Inc | Integrated semiconductor circuit with connector to external circuit - has bipolar transistor with collector terminal coupled to bus, and emitter and base terminals to reference potential |
JPH0590520A (en) | 1991-09-26 | 1993-04-09 | Nissan Motor Co Ltd | Semiconductor protective device |
US5416351A (en) | 1991-10-30 | 1995-05-16 | Harris Corporation | Electrostatic discharge protection |
US5559044A (en) * | 1992-09-21 | 1996-09-24 | Siliconix Incorporated | BiCDMOS process technology |
US5648281A (en) * | 1992-09-21 | 1997-07-15 | Siliconix Incorporated | Method for forming an isolation structure and a bipolar transistor on a semiconductor substrate |
US5422508A (en) * | 1992-09-21 | 1995-06-06 | Siliconix Incorporated | BiCDMOS structure |
JP3167457B2 (en) | 1992-10-22 | 2001-05-21 | 株式会社東芝 | Semiconductor device |
JP3311070B2 (en) | 1993-03-15 | 2002-08-05 | 株式会社東芝 | Semiconductor device |
US5404041A (en) | 1993-03-31 | 1995-04-04 | Texas Instruments Incorporated | Source contact placement for efficient ESD/EOS protection in grounded substrate MOS integrated circuit |
GB9306895D0 (en) | 1993-04-01 | 1993-05-26 | Philips Electronics Uk Ltd | A method of manufacturing a semiconductor device comprising an insulated gate field effect device |
WO1994027325A1 (en) | 1993-05-07 | 1994-11-24 | Vlsi Technology, Inc. | Integrated circuit structure and method |
US5430315A (en) | 1993-07-22 | 1995-07-04 | Rumennik; Vladimir | Bi-directional power trench MOS field effect transistor having low on-state resistance and low leakage current |
US5416036A (en) | 1993-10-04 | 1995-05-16 | United Microelectronics Corporation | Method of improvement ESD for LDD process |
US5374565A (en) | 1993-10-22 | 1994-12-20 | United Microelectronics Corporation | Method for ESD protection improvement |
JP2630242B2 (en) * | 1993-12-28 | 1997-07-16 | 日本電気株式会社 | Power MOSFET with diode for temperature detection |
US5529941A (en) | 1994-03-28 | 1996-06-25 | Vlsi Technology, Inc. | Method for making an integrated circuit structure |
JPH07273320A (en) * | 1994-03-31 | 1995-10-20 | Toshiba Corp | Semiconductor device |
US5455444A (en) | 1994-04-22 | 1995-10-03 | United Microelectronics Corporation | Double polysilicon electrostatic discharge protection device for SRAM and DRAM memory devices |
US5519242A (en) | 1994-08-17 | 1996-05-21 | David Sarnoff Research Center, Inc. | Electrostatic discharge protection circuit for a NMOS or lateral NPN transistor |
US5545909A (en) | 1994-10-19 | 1996-08-13 | Siliconix Incorporated | Electrostatic discharge protection device for integrated circuit |
US5733794A (en) | 1995-02-06 | 1998-03-31 | Motorola, Inc. | Process for forming a semiconductor device with ESD protection |
US5637900A (en) | 1995-04-06 | 1997-06-10 | Industrial Technology Research Institute | Latchup-free fully-protected CMOS on-chip ESD protection circuit |
US5567634A (en) | 1995-05-01 | 1996-10-22 | National Semiconductor Corporation | Method of fabricating self-aligned contact trench DMOS transistors |
JP2988871B2 (en) | 1995-06-02 | 1999-12-13 | シリコニックス・インコーポレイテッド | Trench gate power MOSFET |
US6140678A (en) | 1995-06-02 | 2000-10-31 | Siliconix Incorporated | Trench-gated power MOSFET with protective diode |
US5998837A (en) | 1995-06-02 | 1999-12-07 | Siliconix Incorporated | Trench-gated power MOSFET with protective diode having adjustable breakdown voltage |
US6049108A (en) * | 1995-06-02 | 2000-04-11 | Siliconix Incorporated | Trench-gated MOSFET with bidirectional voltage clamping |
US6078090A (en) | 1997-04-02 | 2000-06-20 | Siliconix Incorporated | Trench-gated Schottky diode with integral clamping diode |
EP0864178A4 (en) | 1995-10-02 | 2001-10-10 | Siliconix Inc | Trench-gated mosfet including integral temperature detection diode |
JPH09129877A (en) | 1995-10-30 | 1997-05-16 | Toyota Central Res & Dev Lab Inc | Manufacture of semiconductor device, manufacture of insulated gate semiconductor device, and insulated gate semiconductor device |
US5637898A (en) | 1995-12-22 | 1997-06-10 | North Carolina State University | Vertical field effect transistors having improved breakdown voltage capability and low on-state resistance |
US5672527A (en) | 1996-03-08 | 1997-09-30 | United Microelectronics Corp. | Method for fabricating an electrostatic discharge protection circuit |
US5585299A (en) | 1996-03-19 | 1996-12-17 | United Microelectronics Corporation | Process for fabricating a semiconductor electrostatic discharge (ESD) protective device |
US5674761A (en) | 1996-05-02 | 1997-10-07 | Etron Technology, Inc. | Method of making ESD protection device structure for low supply voltage applications |
US5850095A (en) | 1996-09-24 | 1998-12-15 | Texas Instruments Incorporated | ESD protection circuit using zener diode and interdigitated NPN transistor |
US5882967A (en) | 1997-05-07 | 1999-03-16 | International Business Machines Corporation | Process for buried diode formation in CMOS |
JP3502531B2 (en) | 1997-08-28 | 2004-03-02 | 株式会社ルネサステクノロジ | Method for manufacturing semiconductor device |
KR100239424B1 (en) | 1997-09-26 | 2000-01-15 | 김영환 | Electro-static discharge protection circuit |
US6060752A (en) | 1997-12-31 | 2000-05-09 | Siliconix, Incorporated | Electrostatic discharge protection circuit |
US6268242B1 (en) | 1997-12-31 | 2001-07-31 | Richard K. Williams | Method of forming vertical mosfet device having voltage clamped gate and self-aligned contact |
US5953601A (en) | 1998-02-17 | 1999-09-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | ESD implantation scheme for 0.35 μm 3.3V 70A gate oxide process |
JP3705919B2 (en) | 1998-03-05 | 2005-10-12 | 三菱電機株式会社 | Semiconductor device and manufacturing method thereof |
US6044018A (en) | 1998-06-17 | 2000-03-28 | Mosel Vitelic, Inc. | Single-poly flash memory cell for embedded application and related methods |
JP3413569B2 (en) | 1998-09-16 | 2003-06-03 | 株式会社日立製作所 | Insulated gate semiconductor device and method of manufacturing the same |
JP3574359B2 (en) | 1998-09-18 | 2004-10-06 | セイコーエプソン株式会社 | Semiconductor device |
KR100505619B1 (en) | 1998-09-29 | 2005-09-26 | 삼성전자주식회사 | Electro-static discharge circuit of semiconductor device, structure thereof and method for fabricating the same |
US5998833A (en) | 1998-10-26 | 1999-12-07 | North Carolina State University | Power semiconductor devices having improved high frequency switching and breakdown characteristics |
US6255683B1 (en) | 1998-12-29 | 2001-07-03 | Infineon Technologies Ag | Dynamic random access memory |
JP3743189B2 (en) | 1999-01-27 | 2006-02-08 | 富士通株式会社 | Nonvolatile semiconductor memory device and manufacturing method thereof |
US6268639B1 (en) | 1999-02-11 | 2001-07-31 | Xilinx, Inc. | Electrostatic-discharge protection circuit |
US6277695B1 (en) | 1999-04-16 | 2001-08-21 | Siliconix Incorporated | Method of forming vertical planar DMOSFET with self-aligned contact |
US6413822B2 (en) | 1999-04-22 | 2002-07-02 | Advanced Analogic Technologies, Inc. | Super-self-aligned fabrication process of trench-gate DMOS with overlying device layer |
US6347026B1 (en) | 1999-05-26 | 2002-02-12 | Lsi Logic Corporation | Input and power protection circuit implemented in a complementary metal oxide semiconductor process using salicides |
US6211018B1 (en) | 1999-08-14 | 2001-04-03 | Electronics And Telecommunications Research Institute | Method for fabricating high density trench gate type power device |
JP3708764B2 (en) | 1999-09-07 | 2005-10-19 | Necエレクトロニクス株式会社 | Semiconductor device |
JP3573674B2 (en) | 1999-12-27 | 2004-10-06 | Necエレクトロニクス株式会社 | I / O protection device for semiconductor integrated circuit and its protection method |
US6548860B1 (en) | 2000-02-29 | 2003-04-15 | General Semiconductor, Inc. | DMOS transistor structure having improved performance |
JP3675303B2 (en) | 2000-05-31 | 2005-07-27 | セイコーエプソン株式会社 | Semiconductor device with built-in electrostatic protection circuit and manufacturing method thereof |
US6472678B1 (en) | 2000-06-16 | 2002-10-29 | General Semiconductor, Inc. | Trench MOSFET with double-diffused body profile |
JP2002016080A (en) | 2000-06-28 | 2002-01-18 | Toshiba Corp | Manufacturing method of trench-gate type mosfet |
US6700158B1 (en) | 2000-08-18 | 2004-03-02 | Fairchild Semiconductor Corporation | Trench corner protection for trench MOSFET |
JP2002110978A (en) | 2000-10-02 | 2002-04-12 | Toshiba Corp | Power semiconductor element |
US6631060B2 (en) | 2000-11-30 | 2003-10-07 | Winbond Electronics Corporation | Field oxide device with zener junction for electrostatic discharge (ESD) protection and other applications |
JP2002208677A (en) * | 2001-01-12 | 2002-07-26 | Toyota Industries Corp | Semiconductor device having temperature detection function |
JP4932088B2 (en) | 2001-02-19 | 2012-05-16 | ルネサスエレクトロニクス株式会社 | Insulated gate type semiconductor device manufacturing method |
JP2002270841A (en) * | 2001-03-13 | 2002-09-20 | Denso Corp | Semiconductor device and manufacturing method of the same |
JP2002274640A (en) | 2001-03-19 | 2002-09-25 | Honda Motor Co Ltd | Pallet stopper device |
US6657256B2 (en) * | 2001-05-22 | 2003-12-02 | General Semiconductor, Inc. | Trench DMOS transistor having a zener diode for protection from electro-static discharge |
US6882000B2 (en) | 2001-08-10 | 2005-04-19 | Siliconix Incorporated | Trench MIS device with reduced gate-to-drain capacitance |
US6621107B2 (en) * | 2001-08-23 | 2003-09-16 | General Semiconductor, Inc. | Trench DMOS transistor with embedded trench schottky rectifier |
US6514839B1 (en) | 2001-10-05 | 2003-02-04 | Taiwan Semiconductor Manufacturing Company | ESD implantation method in deep-submicron CMOS technology for high-voltage-tolerant applications with light-doping concentrations |
US20030071310A1 (en) | 2001-10-11 | 2003-04-17 | Salling Craig T. | Method to increase substrate potential in MOS transistors used in ESD protection circuits |
AU2002343551A1 (en) | 2001-11-02 | 2003-11-11 | Fairchild Semiconductor Corporation | Improving the triggering of an esd nmos through the use of an n-type buried layer |
KR100406180B1 (en) | 2001-12-22 | 2003-11-17 | 주식회사 하이닉스반도체 | Method of manufacturing a flash memory cell |
US7384854B2 (en) * | 2002-03-08 | 2008-06-10 | International Business Machines Corporation | Method of forming low capacitance ESD robust diodes |
US6838722B2 (en) | 2002-03-22 | 2005-01-04 | Siliconix Incorporated | Structures of and methods of fabricating trench-gated MIS devices |
US8629019B2 (en) | 2002-09-24 | 2014-01-14 | Vishay-Siliconix | Method of forming self aligned contacts for a power MOSFET |
US7190563B2 (en) * | 2002-10-18 | 2007-03-13 | Agere Systems Inc. | Electrostatic discharge protection in a semiconductor device |
JP3931138B2 (en) | 2002-12-25 | 2007-06-13 | 三菱電機株式会社 | Power semiconductor device and method for manufacturing power semiconductor device |
TW200411897A (en) | 2002-12-30 | 2004-07-01 | Winbond Electronics Corp | Robust ESD protection structures |
JP2004247455A (en) | 2003-02-13 | 2004-09-02 | Seiko Epson Corp | Semiconductor device |
US6861701B2 (en) | 2003-03-05 | 2005-03-01 | Advanced Analogic Technologies, Inc. | Trench power MOSFET with planarized gate bus |
US6919603B2 (en) | 2003-04-30 | 2005-07-19 | Texas Instruments Incorporated | Efficient protection structure for reverse pin-to-pin electrostatic discharge |
US7019368B1 (en) | 2003-07-11 | 2006-03-28 | Actel Corporation | Low-capacitance input/output and electrostatic discharge circuit for protecting an integrated circuit from electrostatic discharge |
US20050036251A1 (en) | 2003-08-12 | 2005-02-17 | Micrel, Incorporated | Electrostatic discharge protection for trim-diodes |
US7071052B2 (en) * | 2003-08-18 | 2006-07-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Resistor with reduced leakage |
TWI221033B (en) * | 2003-09-01 | 2004-09-11 | Advanced Power Electronics Cor | A method for manufacturing a trench power MOSFET with a Schottky diode |
US7129557B2 (en) * | 2004-05-25 | 2006-10-31 | International Business Machines Corporation | Autonomic thermal monitor and controller for thin film devices |
US7781826B2 (en) | 2006-11-16 | 2010-08-24 | Alpha & Omega Semiconductor, Ltd. | Circuit configuration and manufacturing processes for vertical transient voltage suppressor (TVS) and EMI filter |
US7279773B2 (en) | 2005-03-15 | 2007-10-09 | Delphi Technologies, Inc. | Protection device for handling energy transients |
US20060268479A1 (en) | 2005-05-31 | 2006-11-30 | Atmel Germany Gmbh | ESD protection structure |
US7583485B1 (en) | 2005-07-26 | 2009-09-01 | Vishay-Siliconix | Electrostatic discharge protection circuit for integrated circuits |
US7544545B2 (en) | 2005-12-28 | 2009-06-09 | Vishay-Siliconix | Trench polysilicon diode |
JP2009524248A (en) | 2006-01-18 | 2009-06-25 | ビシェイ−シリコニクス | Floating gate structure with high electrostatic discharge performance |
JP2011233641A (en) | 2010-04-26 | 2011-11-17 | Disco Abrasive Syst Ltd | Laser processing method for plate-like object |
-
2005
- 2005-12-28 US US11/322,040 patent/US7544545B2/en active Active
-
2006
- 2006-12-22 WO PCT/US2006/049132 patent/WO2007092089A1/en active Application Filing
- 2006-12-22 JP JP2008548662A patent/JP5275041B2/en active Active
- 2006-12-22 CN CN2006800500824A patent/CN101351893B/en active Active
- 2006-12-22 CN CN201110147177.0A patent/CN102322968B/en active Active
- 2006-12-22 KR KR1020087017041A patent/KR101098918B1/en active IP Right Grant
- 2006-12-22 EP EP06850435.6A patent/EP1966830B1/en active Active
- 2006-12-26 TW TW095148950A patent/TWI424572B/en active
-
2008
- 2008-01-17 US US12/009,379 patent/US7612431B2/en active Active
-
2009
- 2009-11-03 US US12/611,865 patent/US8072013B1/en active Active
-
2011
- 2011-11-30 US US13/308,375 patent/US9431550B2/en active Active
-
2012
- 2012-09-05 JP JP2012194777A patent/JP5721674B2/en active Active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5661322A (en) * | 1995-06-02 | 1997-08-26 | Siliconix Incorporated | Bidirectional blocking accumulation-mode trench power MOSFET |
US6365462B2 (en) * | 1999-05-28 | 2002-04-02 | Micro-Ohm Corporation | Methods of forming power semiconductor devices having tapered trench-based insulating regions therein |
JP2001257349A (en) | 2000-03-09 | 2001-09-21 | Sanyo Electric Co Ltd | Protective device for mosfet |
US6855593B2 (en) * | 2002-07-11 | 2005-02-15 | International Rectifier Corporation | Trench Schottky barrier diode |
Non-Patent Citations (1)
Title |
---|
See also references of EP1966830A4 |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2010212292A (en) * | 2009-03-06 | 2010-09-24 | Toyota Motor Corp | Semiconductor device |
US9240358B2 (en) | 2013-05-29 | 2016-01-19 | Mitsubishi Electric Corporation | Semiconductor device provided with temperature sensing diode and manufacturing method thereof |
Also Published As
Publication number | Publication date |
---|---|
EP1966830A4 (en) | 2010-06-02 |
CN102322968B (en) | 2014-05-07 |
US9431550B2 (en) | 2016-08-30 |
KR101098918B1 (en) | 2011-12-27 |
TW200737527A (en) | 2007-10-01 |
US8072013B1 (en) | 2011-12-06 |
CN102322968A (en) | 2012-01-18 |
EP1966830B1 (en) | 2019-03-27 |
KR20080080368A (en) | 2008-09-03 |
US20070145411A1 (en) | 2007-06-28 |
JP2009522784A (en) | 2009-06-11 |
CN101351893A (en) | 2009-01-21 |
JP2013033970A (en) | 2013-02-14 |
US20120068178A1 (en) | 2012-03-22 |
JP5721674B2 (en) | 2015-05-20 |
JP5275041B2 (en) | 2013-08-28 |
EP1966830A1 (en) | 2008-09-10 |
US20080135872A1 (en) | 2008-06-12 |
CN101351893B (en) | 2011-07-13 |
US7612431B2 (en) | 2009-11-03 |
US7544545B2 (en) | 2009-06-09 |
TWI424572B (en) | 2014-01-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP1966830B1 (en) | Method of manufacturing a semiconductor device comprising a trench gate mosfet and a trench polysilicon diode | |
US7372083B2 (en) | Embedded silicon-controlled rectifier (SCR) for HVPMOS ESD protection | |
US7786507B2 (en) | Symmetrical bi-directional semiconductor ESD protection device | |
US9633990B2 (en) | Bi-directional ESD protection device | |
US20070040222A1 (en) | Method and apparatus for improved ESD performance | |
US8692289B2 (en) | Fast turn on silicon controlled rectifiers for ESD protection | |
US7081662B1 (en) | ESD protection device for high voltage | |
US8299533B2 (en) | Vertical NPNP structure in a triple well CMOS process | |
US10373944B2 (en) | ESD protection circuit with integral deep trench trigger diodes | |
EP2165364A2 (en) | Vertical current controlled silicon on insulator (soi) device and method of forming same | |
US10700055B2 (en) | Back ballasted vertical NPN transistor | |
US10629715B2 (en) | Unidirectional ESD protection with buried breakdown thyristor device | |
US20040075145A1 (en) | Electrostatic discharge protection in a semiconductor device | |
US20170323882A1 (en) | Poly Silicon Based Interface Protection | |
US8664726B2 (en) | Electrostatic discharge (ESD) protection device, method of fabricating the device, and electronic apparatus including the device | |
CN112397502A (en) | Electrostatic discharge protection circuit and structure thereof | |
US20240006410A1 (en) | Protection element |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 200680050082.4 Country of ref document: CN |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 2008548662 Country of ref document: JP Ref document number: 2006850435 Country of ref document: EP |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1020087017041 Country of ref document: KR |