Classifications

• • H—ELECTRICITY
  • H04—ELECTRIC COMMUNICATION TECHNIQUE
  • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
  • H04N17/00—Diagnosis, testing or measuring for television systems or their details
• • H—ELECTRICITY
  • H04—ELECTRIC COMMUNICATION TECHNIQUE
  • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
  • H04N17/00—Diagnosis, testing or measuring for television systems or their details
  • H04N17/04—Diagnosis, testing or measuring for television systems or their details for receivers

Definitions

• the present invention generally relates to test pattern generators and, more particularly, to an efficient test pattern generator that reduces the amount of memory storage needed to generate a test pattern in both standard and high definition screen test patterns.
• digital video test pattern generators store pixels for entire lines of video. For color bar patterns, there is much redundant data stored for solid color segments of a video line. The more complex the pattern, the more storage there must be to store all the video lines. This is further aggravated in high-definition video, in which there are more pixels per video line. For example, several kilobytes can be needed to store one line of video.
• a video test pattern generator and method include a control sequencer configured to control one or more address counters to generate a video test pattern.
• a first memory is configured to store pixel values for transitions between portions of the video test pattern and configured to store a repeated pixel value.
• a second memory is configured to store pattern information to determine placement of the pixel values for the transitions and the repeated pixel values.
• a repeat counter is configured to control a number of the repeated pixel values produced before a next transition.
• the first and second memories may be included in a same chip or disk.
• FIG. 1 is diagram showing exemplary video test patterns rendered in accordance with aspects of the present invention
• FIG. 2 is a block diagram of a test pattern generator in accordance with an illustrative embodiment of the present invention
• FIG. 3 is a block diagram showing contents of memory devices including pixel values and transition locations stored in illustrative read only memories in accordance with one embodiment of the present invention.
• FIG. 4 is a flow diagram showing a method for efficiently generating a test pattern in accordance with an illustrative embodiment of the present invention.
• aspects of the present invention provide systems and methods for reducing the amount of memory needed in storing pixel data for video test patterns, and in particular, vertical bar-type video test patterns.
• pixel data is stored for transitions between bars, and the bars themselves are generated by repeating a last pixel of each transition for bar duration.
• embodiments described herein greatly reduce the amount of pixel storage needed by storing only those pixels for the transitions between bars of different colors (a smooth transition between colors is needed rather than an abrupt switch, to prevent problems in downstream video processing).
• Video test patterns are usually band-limited. The color values cannot simply step from one to the other. The colors need smooth transitions from one color bar to the next.
• aspects of the present invention use pre-calculated pixels (using an appropriate low-pass filter) for each transition between bars, and store these transition pixels in ROM (read only memory). Also stored in ROM are the number of times the last pixels of each transition are repeated to make up the width of the color bar (rather than store the same pixel value hundreds of time for each bar).
• the present invention is described in terms of video test pattern generators; however, the present invention is much broader and may include any test generator having one or more fields with a repeating color or pattern.
• the present invention is applicable to any video display devices or video display generator devices including but not limited to television, set top boxes, DVRs, DVD or video cassette recorders, personal digital assistants, ' handheld computers, mobile telephones, personal computers or laptops, etc.
• the elements shown in the FIGS may be implemented in various forms of hardware, software or combinations thereof. Preferably, these elements are implemented in a combination of hardware and software on one or more appropriately programmed general-purpose devices, which may include a processor, memory and input/output interfaces.
• test pattern' refers to an entire video image produced by the test pattern generator.
• bar pattern' refers to one sequence of color bars included in one or more video lines making up a test pattern.
• 'transition' refers to the pixels (e.g., eight pixels) between two different color bars.
• Test pattern A 12 uses one bar pattern using eight vertical bars 13, each of different color.
• Test pattern B uses three different bar patterns 14, 16 and 18, with two of the bar patterns 14 and 16 repeated in the lower half of pattern B.
• FIG. 2 a block diagram of an illustrative test pattern generator 100 is shown in accordance with one embodiment.
• Generator 100 may include a first read only memory (ROM1 ) 102, and a second ROM (ROM2) 104.
• ROM1 read only memory
• ROM2 second ROM
• a control sequencer 106 provides a processing function to determine what colors or patterns to generate.
• a plurality of counters e.g., line counter (LCTR) 110, transition counter (TCTR) 112, pixel counter (PCTR) 114 and repeat counter (RCTR) 116 are employed to run through video line address and sections.
• transition pixel data is stored in ROM 1 102 and repeat counts of pixel data are stor.ed in ROM 2 104.
• a multiplexer 120 is employed to provide black pixels as a default when no test pattern is to be output (such as during horizontal 1 and vertical retrace of the video raster).
• Bar pattern 1 (12 and 14) is a simple 8-bar pattern with a total of nine transitions (the ninth transition is from the last bar color to black).
• Bar pattern 2 (16) is the same color bar pattern 1 in reverse order, and bar pattern 3 (18) is a 12-step grey scale from white to black. Other bar patterns may also be employed.
• ROM 1 102 includes pixel data 202 for all transitions 204 in all the bar patterns 1 , 2, 3 (206). In this case, there are 8 pixels per transition (e.g., in 4:2:2 Y-Cb-Cr format) shown in block 208. In 4:2:2 Y-Cb-Cr format, the color difference samples (Cb and Cr) each occur at half the sample rate of the luma (Y) samples, which means that each pixel has one Y sample, and two consecutive pixels share one each of Cb and Cr samples. The last two pixels 210 of each group of eight are the bar color, and are the pixels that are repeated to make up the width of the bar.
• ROM2 104 includes repeat count values for each color bar. Each location 220 in ROM2 104 corresponds to a group of 8 pixels in ROM 1 102. Because of this, the two ROMs 102 and 104 can share address bits 222 that select the color bar to produce. Since a last transition 224 of each bar pattern goes to horizontal blanking (black) instead of another bar color, the location in ROM2 104 corresponding to this last transition is unused and set to zero. [0023] ROM2 104 includes the capability to process multiple video formats 225 and 227 (e.g., high-definition video in 108Oi or 72Op formats).
• video formats 225 and 227 e.g., high-definition video in 108Oi or 72Op formats.
• the formats 225 or 227 may be selected based on the external logic, e.g., using a video format select signal. It should be understood that the test patterns, bar patterns and formats described and shown are for illustrative purposes. Other patterns and formats may also be employed and in larger numbers.
• control sequencer 106 is used to sequence the bar patterns 12, 14, 16, 18, etc. (e.g., FIG. 1 ) for each of the test patterns, e.g., A and B (FIG. 1 ) that an implementation can produce.
• External logic informs sequencer 106 which test pattern and video format to generate by inputting a pattern select signal.
• the external logic also provides the sequencer 106 with raster timing signals.
• the ROMs 102 and 104 are addressed by binary counters 112 and 114 under the control of the sequencer 106.
• Counter 114 may include a 3-bit up-counter that provides least-significant address bits to ROM1 102.
• Counter 114 For each color bar, counter 114 counts up from 0 through 7, then toggles between the 6 and 7 counts for the duration of the bar. The 6 and 7 counts are the repeated pixel values. In this way, the address values change while maintaining the assigned pixel value to generate the solid colored bar or to provide a repeating pattern.
• Counter 112 addresses both ROMs 102 and 104 to select a transition pixel sequence, and the repeat count. Counter 112 is loaded by the control sequencer 106 at the start of each bar pattern. At the beginning of each bar transition, counter 116 gets loaded with the ROM2 104 output, and counter 114 is reset to zero and then permitted to count up. When counter 114 starts repeating counts 6 and 7, counter 116 gets decremented for each repeat.
• Counter 110 includes a video line counter that counts down a number of lines that a bar pattern is repeated in (for example, test pattern A in FIG. 1 uses only one bar pattern that occupies all lines of the video field, while test pattern B has three different bar patterns (two of which are repeated in the lower half of the field).
• the control sequencer 106 loads a line count into counter 110 at the start of each bar pattern. As each video line is completed, counter 110 is decremented by one.
• the control sequencer 106 When counter 110 reaches zero, the control sequencer 106 either terminates bar generation (if test pattern A), or advances to the next bar pattern (if test pattern B). Between video lines (during horizontal blanking) or between video fields, the sequencer 106 causes black video to be inserted into the output using multiplexer 120 which is enabled to output a black pixel values in accordance with a blank signal. [0027]
• the sequencer 106 by reusing or repeating the same pixel values a large amount of pixel storage space is saved. For example, the storage area needed to define a test pattern for a majority of screen pixels is reduced to only a few memory locations.
• the test generator circuit as described with reference to FIG. 2, may be incorporated into any video screen or device to provide an efficient test pattern generator for adjusting or other wise testing a video screen.
• adjusting (incrementing or decrementing) address counters to assign pixel values to pixels is performed. This includes employing a control sequencer to set and increment and decrement counters.
• counters include a pixel value counter that provides the pixel value addresses, a transition counter that provides when and where transitions are rendered, a repeat counter that stored a number of time a pixel value is repeated for non-transitional regions, and a line counter that adjusts the line being addressed.
• pixels values are output from memory for transition regions of a video test pattern in accordance with stored transition values.
• the transition pixels values may be stored in one memory and the pattern for rendering the transition pixel values stored in another memory. It is also possible to have all of the stored information stored in a single memory device.
• pixel values are repeated in regions other than the transition regions such that the repeated pixel values are repeatedly output from a same memory location.
• the pixel values for the solid color regions of FIG. 1 for example, are repeated from the same memory location. This obviates the need for storing a large number of pixel values that are the same.
• different patterns may be stored and rendered on the same screen or the patterns may be selected in accordance with an application or other criteria.
• a video format may be selected for rendering.
• the patterns and formats may be based on user preferences, factory settings or may be responsive to the type of display. For example, video formats may change between high and standard definition televisions. Alternately, the formats may be different for say high definition televisions (e.g., high-definition 108Oi or 72Op).

Landscapes

• Engineering & Computer Science (AREA)
• Health & Medical Sciences (AREA)
• Biomedical Technology (AREA)
• General Health & Medical Sciences (AREA)
• Multimedia (AREA)
• Signal Processing (AREA)
• Testing, Inspecting, Measuring Of Stereoscopic Televisions And Televisions (AREA)
• Controls And Circuits For Display Device (AREA)

Priority Applications (5)

Applications Claiming Priority (2)

Publications (2)

Family

ID=37809311

Family Applications (1)

Country Status (6)

Families Citing this family (7)

Citations (1)

Family Cites Families (28)

• 2006
  • 2006-03-29 WO PCT/US2006/011488 patent/WO2007027199A2/en not_active Ceased
  • 2006-03-29 JP JP2008529003A patent/JP4904354B2/ja not_active Expired - Fee Related
  • 2006-03-29 CN CN2006800317439A patent/CN101401444B/zh not_active Expired - Fee Related
  • 2006-03-29 US US11/990,533 patent/US8743211B2/en not_active Expired - Fee Related
  • 2006-03-29 CA CA002620120A patent/CA2620120A1/en not_active Abandoned
  • 2006-03-29 EP EP06739947A patent/EP1938604A4/en not_active Withdrawn

Patent Citations (1)

Non-Patent Citations (1)

Also Published As

Similar Documents

Legal Events