WO2006083490A3 - Standard cmos low-noise high psrr low drop-out regulator with new dynamic compensation - Google Patents

Standard cmos low-noise high psrr low drop-out regulator with new dynamic compensation Download PDF

Info

Publication number
WO2006083490A3
WO2006083490A3 PCT/US2006/000563 US2006000563W WO2006083490A3 WO 2006083490 A3 WO2006083490 A3 WO 2006083490A3 US 2006000563 W US2006000563 W US 2006000563W WO 2006083490 A3 WO2006083490 A3 WO 2006083490A3
Authority
WO
WIPO (PCT)
Prior art keywords
low
standard cmos
dynamic compensation
new dynamic
noise high
Prior art date
Application number
PCT/US2006/000563
Other languages
French (fr)
Other versions
WO2006083490A2 (en
Inventor
Hafid Amrani
Hubert Cordonnier
Xavier Rabeyrin
Original Assignee
Atmel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from FR0500890A external-priority patent/FR2881537B1/en
Application filed by Atmel Corp filed Critical Atmel Corp
Priority to EP06717728A priority Critical patent/EP1844381A4/en
Publication of WO2006083490A2 publication Critical patent/WO2006083490A2/en
Publication of WO2006083490A3 publication Critical patent/WO2006083490A3/en

Links

Classifications

    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05FSYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F1/00Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
    • G05F1/10Regulating voltage or current
    • G05F1/46Regulating voltage or current wherein the variable actually regulated by the final control device is dc
    • G05F1/56Regulating voltage or current wherein the variable actually regulated by the final control device is dc using semiconductor devices in series with the load as final control devices
    • G05F1/565Regulating voltage or current wherein the variable actually regulated by the final control device is dc using semiconductor devices in series with the load as final control devices sensing a condition of the system or its load in addition to means responsive to deviations in the output of the system, e.g. current, voltage, power factor
    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05FSYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F1/00Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
    • G05F1/10Regulating voltage or current
    • G05F1/46Regulating voltage or current wherein the variable actually regulated by the final control device is dc
    • G05F1/56Regulating voltage or current wherein the variable actually regulated by the final control device is dc using semiconductor devices in series with the load as final control devices
    • G05F1/575Regulating voltage or current wherein the variable actually regulated by the final control device is dc using semiconductor devices in series with the load as final control devices characterised by the feedback circuit

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Electromagnetism (AREA)
  • General Physics & Mathematics (AREA)
  • Radar, Positioning & Navigation (AREA)
  • Automation & Control Theory (AREA)
  • Continuous-Control Power Sources That Use Transistors (AREA)
  • Amplifiers (AREA)
  • Control Of Electrical Variables (AREA)

Abstract

A voltage regulator circuit (200) has a first amplifier stage (210) with input and output terminals, a feedback terminal, a pole-inducing transistor, and a compensating network coupled to the output terminal. A second amplifier stage (220) has an input coupled to the first amplifier output, first and second current mirrors, and a pass transistor.
PCT/US2006/000563 2005-01-28 2006-01-09 Standard cmos low-noise high psrr low drop-out regulator with new dynamic compensation WO2006083490A2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
EP06717728A EP1844381A4 (en) 2005-01-28 2006-01-09 Standard cmos low-noise high psrr low drop-out regulator with new dynamic compensation

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
FR05/00890 2005-01-28
FR0500890A FR2881537B1 (en) 2005-01-28 2005-01-28 STANDARD CMOS REGULATOR WITH LOW FLOW, HIGH PSRR, LOW NOISE WITH NEW DYNAMIC COMPENSATION
US11/119,130 US7405546B2 (en) 2005-01-28 2005-04-29 Standard CMOS low-noise high PSRR low drop-out regulator with new dynamic compensation
US11/119,130 2005-04-29

Publications (2)

Publication Number Publication Date
WO2006083490A2 WO2006083490A2 (en) 2006-08-10
WO2006083490A3 true WO2006083490A3 (en) 2008-03-20

Family

ID=36777718

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2006/000563 WO2006083490A2 (en) 2005-01-28 2006-01-09 Standard cmos low-noise high psrr low drop-out regulator with new dynamic compensation

Country Status (2)

Country Link
EP (1) EP1844381A4 (en)
WO (1) WO2006083490A2 (en)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7864229B2 (en) 2005-12-08 2011-01-04 Samsung Electronics Co., Ltd. Analog to digital converting device and image pickup device for canceling noise, and signal processing method thereof
KR100746197B1 (en) 2005-12-08 2007-08-06 삼성전자주식회사 Reference voltage generator, column analog to digital conversion device, and image censor for eliminating power supply and switching noise in image sensor, and method thereof
US8305056B2 (en) * 2008-12-09 2012-11-06 Qualcomm Incorporated Low drop-out voltage regulator with wide bandwidth power supply rejection ratio
CN102290991B (en) * 2011-05-27 2013-09-18 武汉大学 Current model frequency compensating device of DC-DC (direct current-direct current) converter
EP2605102B1 (en) * 2011-12-12 2014-05-14 Dialog Semiconductor GmbH A high-speed LDO Driver Circuit using Adaptive Impedance Control
KR102231317B1 (en) 2013-12-16 2021-03-24 삼성전자주식회사 Voltage regulator and power delivering device therewith
DE102017202807B4 (en) 2017-02-21 2019-03-21 Dialog Semiconductor (Uk) Limited Voltage regulator with improved driver stage
IT201900006715A1 (en) * 2019-05-10 2020-11-10 St Microelectronics Srl FREQUENCY COMPENSATION CIRCUIT AND CORRESPONDING DEVICE

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5945818A (en) * 1997-02-28 1999-08-31 Stmicroelectronics, Inc. Load pole stabilized voltage regulator circuit
US6977490B1 (en) * 2002-12-23 2005-12-20 Marvell International Ltd. Compensation for low drop out voltage regulator

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5852359A (en) * 1995-09-29 1998-12-22 Stmicroelectronics, Inc. Voltage regulator with load pole stabilization
US5889393A (en) * 1997-09-29 1999-03-30 Impala Linear Corporation Voltage regulator having error and transconductance amplifiers to define multiple poles

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5945818A (en) * 1997-02-28 1999-08-31 Stmicroelectronics, Inc. Load pole stabilized voltage regulator circuit
US6977490B1 (en) * 2002-12-23 2005-12-20 Marvell International Ltd. Compensation for low drop out voltage regulator

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of EP1844381A4 *

Also Published As

Publication number Publication date
EP1844381A2 (en) 2007-10-17
WO2006083490A2 (en) 2006-08-10
EP1844381A4 (en) 2009-02-25

Similar Documents

Publication Publication Date Title
TW200632615A (en) Voltage regulator circuit and method of frequency compensating therefor
WO2006083490A3 (en) Standard cmos low-noise high psrr low drop-out regulator with new dynamic compensation
US10725488B2 (en) Two-stage error amplifier with nested-compensation for LDO with sink and source ability
US7612547B2 (en) Series voltage regulator with low dropout voltage and limited gain transconductance amplifier
US20060132240A1 (en) Source follower and current feedback circuit thereof
WO2006049800A3 (en) Current limit circuit for power amplifiers
TW200733547A (en) Nested transimpedance amplifier
WO2006020695A3 (en) Optical receiver with increased dynamic range
EP3594772B1 (en) A low dropout voltage regulator, a supply voltage circuit and a method for generating a clean supply voltage
TW200705772A (en) Drive circuit for supplying, based on control signal, current to load, and mobile information terminal incorporating the same
EP1229419A3 (en) Low dropout voltage regulator with high bandwidth and high power supply rejection ratio
CN205092772U (en) Linear regulator control circuit
SG131900A1 (en) High-bandwidth high-gain amplifier
SG131901A1 (en) High-bandwidth high-gain amplifier
WO2002003161A8 (en) Bis circuit for establishing a plurality of bias voltages
CN208351365U (en) A kind of low pressure difference linear voltage regulator of the outer capacitor of optional contact pin
TW200719586A (en) Power amplifier and its idling current setting circuit
US20090295345A1 (en) Voltage regulator
US7961049B2 (en) Amplifier with compensated gate bias
JP2007243636A (en) Differential amplification circuit and dc offset canceling method thereof
ATE413724T1 (en) IMPROVED LOAD REGULATION AND SUPPLY VOLTAGE SUPPRESSION USING A TANDEM TRANSCONDUCTANCE AND OPERATIONAL AMPLIFIER
US20100327830A1 (en) Low voltage drop out regulator
CN101526827A (en) Voltage-to-current conversion circuit
US20130181777A1 (en) Voltage regulator
CN108445959B (en) Low-dropout linear voltage regulator with selectable tab external capacitance

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 200680003351.1

Country of ref document: CN

121 Ep: the epo has been informed by wipo that ep was designated in this application
DPE1 Request for preliminary examination filed after expiration of 19th month from priority date (pct application filed from 20040101)
WWE Wipo information: entry into national phase

Ref document number: 2006717728

Country of ref document: EP