WO2006058860A3 - Wärmeaustauschvorrichtung für ein halbleiterbauelement und verfahren zu ihrer herstellung - Google Patents

Wärmeaustauschvorrichtung für ein halbleiterbauelement und verfahren zu ihrer herstellung Download PDF

Info

Publication number
WO2006058860A3
WO2006058860A3 PCT/EP2005/056187 EP2005056187W WO2006058860A3 WO 2006058860 A3 WO2006058860 A3 WO 2006058860A3 EP 2005056187 W EP2005056187 W EP 2005056187W WO 2006058860 A3 WO2006058860 A3 WO 2006058860A3
Authority
WO
WIPO (PCT)
Prior art keywords
heat exchange
exchange device
producing
layer
structural component
Prior art date
Application number
PCT/EP2005/056187
Other languages
English (en)
French (fr)
Other versions
WO2006058860A2 (de
Inventor
Eric Baudelot
Thomas Licht
Norbert Seliger
Karl Weidner
Original Assignee
Siemens Ag
Infineon Technologies Ag
Eric Baudelot
Thomas Licht
Norbert Seliger
Karl Weidner
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens Ag, Infineon Technologies Ag, Eric Baudelot, Thomas Licht, Norbert Seliger, Karl Weidner filed Critical Siemens Ag
Publication of WO2006058860A2 publication Critical patent/WO2006058860A2/de
Publication of WO2006058860A3 publication Critical patent/WO2006058860A3/de

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/482Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/46Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements involving the transfer of heat by flowing fluids
    • H01L23/473Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements involving the transfer of heat by flowing fluids by flowing liquids
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5389Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates the chips being integrally enclosed by the interconnect and support structures
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/18High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L24/23Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L24/24Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/82Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/24Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H01L2224/2405Shape
    • H01L2224/24051Conformal with the semiconductor or solid-state device
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/24Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H01L2224/241Disposition
    • H01L2224/24151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/24221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/24225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/24226Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the HDI interconnect connecting to the same level of the item at which the semiconductor or solid-state body is mounted, e.g. the item being planar
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/373Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
    • H01L23/3735Laminates or multilayers, e.g. direct bond copper ceramic substrates
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01005Boron [B]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01013Aluminum [Al]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01029Copper [Cu]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01047Silver [Ag]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01058Cerium [Ce]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/095Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
    • H01L2924/097Glass-ceramics, e.g. devitrified glass
    • H01L2924/09701Low temperature co-fired ceramic [LTCC]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304Transistor
    • H01L2924/1305Bipolar Junction Transistor [BJT]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304Transistor
    • H01L2924/1305Bipolar Junction Transistor [BJT]
    • H01L2924/13055Insulated gate bipolar transistor [IGBT]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304Transistor
    • H01L2924/1306Field-effect transistor [FET]
    • H01L2924/13091Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)

Abstract

Die Erfindung betrifft eine Wärmeaustauschvorrichtung und ein Verfahren zum Herstellen der Wärmeaustauschvorrichtung. Daneben werden eine Anordnung eines Bauelements und der Wärmeaustauschvorrichtung und ein Verfahren zum Herstellen der Anordnung angegeben. Die Wärmeaustauschvorrichtung weist mindestens einen Schichtverbund mit einer Schicht und mindestens einer weiteren Schicht auf, wobei zwischen der Schicht und der weiteren Schicht ein Fluidkanal zum Durchleiten eines Temperierfluids derart angeordnet ist, dass der Fluidkanal von beiden Schichten begrenzt ist und zumindest eine der Schichten eine Kunststofffolie aufweist. Zum Herstellen der Wärmeaustauschvorrichtung werden folgende Verfahrensschritte angegeben: a) Bereitstellen einer Schicht mit einem Graben und b) Auflaminieren einer Kunststofffolie auf die Schicht mit dem Graben derart, dass der Fluidkanal gebildet wird. Bei der Anordnung sind die Wärmeaustauschvorrichtung und das Bauelement derart aneinander angeordnet, dass ein Wärmeaustausch durch Wärmeleitung zwischen dem Bauelement und zumindest einer der Schichten des Schichtverbunds der Wärmeaustauschvorrichtung stattfinden kann. Zum Herstellen der Anordnung werden folgende Verfahrensschritten durchgeführt: a') Bereitstellen eines Bauelements auf einem Substrat und b') Aufbringen der Wärmeaustauschvorrichtung derart, dass eine Wärmeleitung zwischen dem Bauelement und mindestens einer der Schichten des Schichtverbunds stattfinden kann. Die Wärmeaustauschvorrichtung wird zur Kühlung eines Leistungshalbleitermoduls verwendet.
PCT/EP2005/056187 2004-11-29 2005-11-24 Wärmeaustauschvorrichtung für ein halbleiterbauelement und verfahren zu ihrer herstellung WO2006058860A2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE102004057497.9 2004-11-29
DE200410057497 DE102004057497B4 (de) 2004-11-29 2004-11-29 Wärmeaustauschvorrichtung und Verfahren zum Herstellen der Wärmeaustauschvorrichtung sowie Anordnung eines Bauelements und der Wärmeaustauschvorrichtung und Verfahren zum Herstellen der Anordnung

Publications (2)

Publication Number Publication Date
WO2006058860A2 WO2006058860A2 (de) 2006-06-08
WO2006058860A3 true WO2006058860A3 (de) 2006-08-17

Family

ID=36218545

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/EP2005/056187 WO2006058860A2 (de) 2004-11-29 2005-11-24 Wärmeaustauschvorrichtung für ein halbleiterbauelement und verfahren zu ihrer herstellung

Country Status (2)

Country Link
DE (1) DE102004057497B4 (de)
WO (1) WO2006058860A2 (de)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102017211619A1 (de) 2017-02-08 2018-08-09 Siemens Aktiengesellschaft Verfahren zur elektrischen Kontaktierung und Leistungsmodul
WO2023160949A1 (de) 2022-02-23 2023-08-31 Siemens Aktiengesellschaft Halbleiteranordnung mit einem ersten halbleiterelement und einem ersten verbindungselement
EP4235771A1 (de) * 2022-02-23 2023-08-30 Siemens Aktiengesellschaft Halbleiteranordnung mit zumindest einem halbleiterelement, einer ersten materiallage und einer zweiten materiallage

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0467711A1 (de) * 1990-07-20 1992-01-22 Minnesota Mining And Manufacturing Company Ein mit einem beweglichen Ableiter versehenes Wärmeübertragungsgerät mittels Durchfluss
EP0508717A1 (de) * 1991-04-08 1992-10-14 General Electric Company Integrierte Wärmesenke für Halbleitermodule
US5210440A (en) * 1991-06-03 1993-05-11 Vlsi Technology, Inc. Semiconductor chip cooling apparatus
DE4210834A1 (de) * 1992-04-01 1993-10-14 Siemens Nixdorf Inf Syst Einrichtung zum Kühlen von zu Flachbaugruppen zusammengefaßten gehäuselosen filmmontierten integrierten Bausteinen
JP2001024125A (ja) * 1999-07-09 2001-01-26 Fuji Electric Co Ltd 平形半導体素子
WO2004077547A2 (de) * 2003-02-28 2004-09-10 Siemens Aktiengesellschaft Verbindungstechnik für leistungshalbleiter mit grossflächigen anschlüssen

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CH487504A (de) * 1968-03-09 1970-03-15 Mitsubishi Electric Corp Halbleitervorrichtung
DE4217289C2 (de) * 1992-05-25 1996-08-29 Mannesmann Ag Fluidgekühlte Leistungstransistoranordnung
US6907921B2 (en) * 1998-06-18 2005-06-21 3M Innovative Properties Company Microchanneled active fluid heat exchanger
DE19920161A1 (de) * 1998-11-06 2000-05-25 Atotech Deutschland Gmbh Verfahren zum Herstellen von Mikrobauteilen mit Strömungskanälen
DE10062108B4 (de) * 2000-12-13 2010-04-15 Infineon Technologies Ag Leistungsmodul mit verbessertem transienten Wärmewiderstand
AU2002340750A1 (en) * 2001-09-28 2003-04-14 Siemens Aktiengesellschaft Method for contacting electrical contact surfaces of a substrate and device consisting of a substrate having electrical contact surfaces
AU2003222780A1 (en) * 2002-03-26 2003-10-08 Peter Prechtl Micro-reactor and micro-channel heat exchanger
FR2850742B1 (fr) * 2003-01-30 2005-09-23 Snecma Propulsion Solide Panneau de refroidissement actif en materiau composite thermostructural et procede pour sa fabrication

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0467711A1 (de) * 1990-07-20 1992-01-22 Minnesota Mining And Manufacturing Company Ein mit einem beweglichen Ableiter versehenes Wärmeübertragungsgerät mittels Durchfluss
EP0508717A1 (de) * 1991-04-08 1992-10-14 General Electric Company Integrierte Wärmesenke für Halbleitermodule
US5210440A (en) * 1991-06-03 1993-05-11 Vlsi Technology, Inc. Semiconductor chip cooling apparatus
DE4210834A1 (de) * 1992-04-01 1993-10-14 Siemens Nixdorf Inf Syst Einrichtung zum Kühlen von zu Flachbaugruppen zusammengefaßten gehäuselosen filmmontierten integrierten Bausteinen
JP2001024125A (ja) * 1999-07-09 2001-01-26 Fuji Electric Co Ltd 平形半導体素子
WO2004077547A2 (de) * 2003-02-28 2004-09-10 Siemens Aktiengesellschaft Verbindungstechnik für leistungshalbleiter mit grossflächigen anschlüssen

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
PATENT ABSTRACTS OF JAPAN vol. 2000, no. 16 8 May 2001 (2001-05-08) *

Also Published As

Publication number Publication date
WO2006058860A2 (de) 2006-06-08
DE102004057497A1 (de) 2006-06-01
DE102004057497B4 (de) 2012-01-12

Similar Documents

Publication Publication Date Title
WO2009049958A3 (de) Verbund aus mindestens zwei halbleitersubstraten sowie herstellungsverfahren
PL1762377T3 (pl) Sposób wytwarzania laminatu
EP1295846A4 (de) Mikrobauteil mit einer vielschichtigen struktur und verfahren zur dessen herstellung
TW200618174A (en) Method of manufacturing semiconductor device
WO2006050366A3 (en) Electro-active spectacles and method of fabricating same
TW200717676A (en) Stack structure of semiconductor component embedded in supporting board and method for fabricating the same
TW200638814A (en) Thermal enhanced low profile package structure and method for fabricating the same
WO2008108178A1 (ja) マイクロチップの製造方法
EP1947682A4 (de) Mehrschichtiger reflektierender spiegel, verfahren zur herstellung eines mehrschichtigen reflektierenden spiegels, optisches system, belichtungsvorrichtung und bauelemente-herstellungsverfahren
WO2009022578A1 (ja) 素子構造およびその製造方法
WO2005067527A3 (en) Method for laminating glass sheets using microwave radiation
WO2003071626A3 (fr) Structure alvéolaire et procédé de fabrication d'une telle structure.
US20140097417A1 (en) Flexible display and method for manufacturing the same
JP2010098075A (ja) フレキシブル回路基板の製造方法及びフレキシブル回路基板
JP2014192386A5 (de)
WO2006058860A3 (de) Wärmeaustauschvorrichtung für ein halbleiterbauelement und verfahren zu ihrer herstellung
MY146003A (en) Method for bonding members and composite film, and uses thereof
WO2008142538A3 (en) Transfer foil, method for manufacturing panels and panel obtained herewith
TW200619015A (en) Piled glass and method of manufacturing the same
TW200802513A (en) Method for manufacturing heat sink of semiconductor device
WO2004067217A3 (en) Ultrasonic welding of resilient layers to plates
EP1786034A3 (de) Leistungshalbleitermodul
WO2008102585A1 (ja) 基板の貼り合わせ方法、マイクロチップの製造方法およびマイクロチップ
TW200512956A (en) Manufacturing method of light-emitting device
CN201342817Y (zh) 用于压合制程之中间缓冲物料结构

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KM KN KP KR KZ LC LK LR LS LT LU LV LY MA MD MG MK MN MW MX MZ NA NG NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SM SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): BW GH GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LT LU LV MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 05813524

Country of ref document: EP

Kind code of ref document: A2