WO2006035865A1 - Procédé de fabrication de plaquettes semi-conductrices et plaquette semi-conductrice - Google Patents

Procédé de fabrication de plaquettes semi-conductrices et plaquette semi-conductrice Download PDF

Info

Publication number
WO2006035865A1
WO2006035865A1 PCT/JP2005/017936 JP2005017936W WO2006035865A1 WO 2006035865 A1 WO2006035865 A1 WO 2006035865A1 JP 2005017936 W JP2005017936 W JP 2005017936W WO 2006035865 A1 WO2006035865 A1 WO 2006035865A1
Authority
WO
WIPO (PCT)
Prior art keywords
cleaning
wafer
semiconductor wafer
polishing
chemical
Prior art date
Application number
PCT/JP2005/017936
Other languages
English (en)
Japanese (ja)
Inventor
Hideki Munakata
Original Assignee
Shin-Etsu Handotai Co., Ltd.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shin-Etsu Handotai Co., Ltd. filed Critical Shin-Etsu Handotai Co., Ltd.
Priority to JP2006537796A priority Critical patent/JP4683233B2/ja
Publication of WO2006035865A1 publication Critical patent/WO2006035865A1/fr

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02002—Preparing wafers
    • H01L21/02005—Preparing bulk and homogeneous wafers
    • H01L21/02008—Multistep processes
    • C—CHEMISTRY; METALLURGY
    • C09—DYES; PAINTS; POLISHES; NATURAL RESINS; ADHESIVES; COMPOSITIONS NOT OTHERWISE PROVIDED FOR; APPLICATIONS OF MATERIALS NOT OTHERWISE PROVIDED FOR
    • C09G—POLISHING COMPOSITIONS; SKI WAXES
    • C09G1/00—Polishing compositions
    • C09G1/02—Polishing compositions containing abrasives or grinding agents
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02002—Preparing wafers
    • H01L21/02005—Preparing bulk and homogeneous wafers
    • H01L21/02008—Multistep processes
    • H01L21/0201—Specific process step
    • H01L21/02024—Mirror polishing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02041—Cleaning
    • H01L21/02043—Cleaning before device manufacture, i.e. Begin-Of-Line process
    • H01L21/02052—Wet cleaning only

Definitions

  • the present invention relates to a method for manufacturing a semiconductor wafer having an improved haze level, and more particularly to a cleaning process thereof.
  • a slicing process in which a silicon single crystal rod manufactured by a single crystal manufacturing apparatus is sliced to obtain a thin disc-shaped woofer, and a wafer obtained in the slicing process is obtained.
  • Chamfering process for chamfering the outer edge to prevent cracking and chipping, wrapping process for lapping the chamfered wafer and flattening it, and chamfered and lapped wafer surface
  • An etching process that removes the processing strain remaining on the surface, a primary polishing process in which the surface of the etched wafer is brought into sliding contact with a polishing cloth to perform rough polishing mainly for adjusting the flatness, and a primary polishing process.
  • the final polishing process mainly aimed at improving the surface roughness (so-called haze) having a wavelength of several to several tens of nanometers on the surface of the wafer, and the final polished wafer is washed.
  • a final cleaning step is performed to remove the abrasives and foreign matter that have been cleaned and attached to the wafer.
  • the primary polishing performed as rough polishing is polishing performed to increase the flatness of the wafer surface after the etching process or the surface grinding process, and the shape is corrected. Done to do.
  • the polishing cloth used for rough polishing is, for example, Asker C hardness (a type of spring hardness tester C-type, a type of spring hardness tester) in which polyester felt (with a random structure) is impregnated with polyurethane. A relatively hard material with a value of 80) is used.
  • a polishing cloth is affixed on a rotatable surface plate, an abrasive containing colloidal silica is used in an alkali-based aqueous solution, and the wafer is rubbed against the polishing cloth while supplying the abrasive between the wafer and the polishing cloth.
  • Yo Polishing is performed. Under the conditions used in such rough polishing such as primary polishing, the polishing cloth is hard, so a minute scratch on the wafer surface called scratch may occur.
  • final polishing is the final process of wafer polishing, with the aim of reducing the unevenness of several to several tens of nanometer levels called haze to obtain a mirror surface and removing scratches generated by rough polishing.
  • a suede-like artificial leather made of soft foamed urethane is pasted on a rotatable surface plate, and the wafer is rubbed while supplying an abrasive containing colloidal silica to an alkali-based aqueous solution. This is done by
  • FIG. 2 shows a polishing apparatus used for finish polishing.
  • the polishing apparatus comprises a rotating platen 2, a wafer holder 3, and an abrasive supply device 5.
  • the rotating surface plate 2 has a rotating surface plate body, and a polishing cloth 4 is pasted on the upper surface thereof.
  • the rotating surface plate 2 is rotated at a predetermined rotational speed by a rotating shaft.
  • the wafer holder 3 holds the wafer 1 on the lower surface thereof by vacuum suction or the like and is rotated by the rotating shaft and simultaneously presses the wafer 1 against the polishing cloth 4 with a predetermined load.
  • the abrasive supply device 5 supplies an abrasive onto the polishing cloth at a predetermined flow rate from an abrasive supply tank (not shown), and the abrasive 1 is supplied between the wafer 1 and the polishing cloth 4 so that the wafer 1 Is polished.
  • polishing cloth used for finish polishing is generally softer than the polishing cloth used for rough polishing, scratches are unlikely to occur. However, if the polishing pressure is increased, scratches are likely to occur. Finish polishing is generally performed at a relatively low polishing pressure.
  • a cleaning process such as RCA cleaning, which has a combined force of removing foreign substances on the surface with chemicals and rinsing with pure water, is often used.
  • the pure water rinsing process may be repeated a plurality of times.
  • haze a surface roughness having a wavelength of several to several tens of nm called haze remains on the surface of the semiconductor silicon wafer manufactured by the above manufacturing method even after finishing polishing and cleaning. If haze remains on the wafer surface in this way, the particle counter that measures the number of particles will recognize the haze as particles. This tendency increases as the particle size to be measured decreases. For example, when trying to measure the number of particles with a size of 47 nm or more on a wafer surface manufactured by a conventional method, it was difficult to measure the actual number of particles due to the effect of haze. Disclosure of the invention
  • the present invention has been made in view of such problems, and a semiconductor wafer having an improved haze level to such an extent that particles having a size of 47 nm or more attached to the wafer surface can be reliably measured, for example. It is an object of the present invention to provide a manufacturing method and a semiconductor wafer.
  • the present invention has been made to solve the above problems, and is a method for manufacturing a semiconductor wafer, comprising at least a primary polishing step of roughly polishing a raw material wafer, and the primary polished wafer. And a final polishing process for final polishing, and a cleaning process for cleaning the final polished wafer, in which chemical cleaning is performed with an etching allowance of 0.2 to 1. Onm.
  • a method for manufacturing a semiconductor wafer is provided.
  • the chemical haze level of the wafer is deteriorated by performing chemical cleaning with an etching allowance of 0.2 to 1. Onm. This makes it possible to manufacture a semiconductor wafer that can reliably measure a 47-nm or larger size particle adhering to the wafer surface.
  • the cleaning step it is preferable to perform chemical cleaning with an etching allowance of 0.2 to 1. Onm after performing mechanical cleaning by applying a mechanical force.
  • the cleaning step it is preferable to perform chemical cleaning with an etching allowance of 0.2 to 1. Onm simultaneously with mechanical cleaning.
  • the first chemical cleaning is performed simultaneously with the mechanical cleaning, and then the second chemical cleaning is further performed to perform the total etching by the first and second chemical cleaning.
  • the bill can be 0.2 to 1. Onm.
  • the first chemical cleaning is performed simultaneously with the mechanical cleaning, and then the second chemical cleaning is further performed, so that the total etching allowance by the first and second chemical cleaning is 0.2 to 1. Good as Onm.
  • the cleaning step it is preferable to perform chemical cleaning with an etching allowance of 0.2 to 1. Onm after performing mechanical cleaning following ozone cleaning for cleaning the wafer with ozone water. .
  • the cleaning step following the ozone cleaning, mechanical cleaning and first chemical cleaning are performed.
  • the total etching allowance for the first and second chemical cleaning can be reduced to 0.2 to 1. Onm.
  • the ozone cleaning is followed by the mechanical cleaning and the first chemical cleaning at the same time, and then the second chemical cleaning is performed and the total etching by the first and second chemical cleaning is performed.
  • the ringing cost may be 0.2 to 1. Onm.
  • the chemical cleaning is cleaning with a mixed aqueous solution of ammonia water, peroxy hydrogen water and water!
  • the chemical cleaning is performed by cleaning with a mixed aqueous solution of ammonia water, peroxyhydrogen water, and water, so that the desired etching allowance can be ensured, and the wafer surface can be further improved. Particles can be reduced.
  • the mechanical cleaning is preferably two-fluid cleaning in which two or more kinds of fluids are mixed to clean the wafer.
  • the temperature of the ozone water in the ozone cleaning is preferably 50 ° C or higher.
  • the cleaning power can be improved, and particles on the surface of the organic substance can be further reduced.
  • the present invention provides a mirror-polished semiconductor wafer having a haze of 5 ppb or less
  • a semiconductor wafer characterized in that particles having a size of 47 nm or more are 0.15 particles / cm 2 or less.
  • Such a semiconductor wafer is an unprecedented high quality semiconductor wafer with less haze and minute particles.
  • a semiconductor wafer having an improved haze level it is possible to manufacture a semiconductor wafer having an improved haze level to such an extent that particles having a size of, for example, 47 ⁇ m or more adhering to the surface of the semiconductor wafer can be reliably measured.
  • FIG. 1 is a flowchart schematically illustrating an example of a method for producing a semiconductor wafer according to the present invention.
  • FIG. 2 is an example of a finish polishing apparatus used in a semiconductor wafer manufacturing method.
  • FIG. 3 is an example of a cleaning apparatus that can be used in the method for manufacturing a semiconductor wafer of the present invention.
  • FIG. 4 (a) is a flow diagram schematically illustrating an example of the method of manufacturing a semiconductor wafer of the present invention, and (b) is another example of the method of manufacturing the semiconductor wafer of the present invention. It is a flowchart explaining roughly. BEST MODE FOR CARRYING OUT THE INVENTION
  • a surface roughness having a wavelength of several to several tens of nm called haze remained even after finishing polishing and cleaning. Since the particle counter recognizes this haze as a particle, for example, even if it was attempted to measure the number of particles with a size of 47 nm or more, which has been required in recent years, it was not possible to make a reliable measurement. This is because conventional RCA cleaning is performed after finishing polishing, and wafers are etched with a machining allowance of about 4 nm or more, and the haze level remaining in finishing polishing is further deteriorated to about 30 ppb or more. It turned out to be.
  • the inventors have been able to minimize the deterioration of the haze level of wafers by setting the etching cost in the cleaning process to 0.2 to 1. Onm smaller than before.
  • the present inventors have found that the number of particles adhering to the wafer surface can be measured.
  • a method for manufacturing a semiconductor wafer according to the present invention will be described below with reference to FIG. 1 as an example of the case of manufacturing a silicon wafer.
  • a silicon single crystal ingot pulled up by a single crystal pulling apparatus (not shown) is sliced at a right angle or at an angle with respect to the rod axis direction to obtain a plurality of thin disk-shaped wafers (slices). Process).
  • the wafer obtained by the above slicing process is chamfered at its outer edge in order to prevent cracking (chamfering process).
  • Sly In addition to removing the work-affected layer induced on the wafer surface by cutting in the wafer process, the wafer is mechanically ground (lapped) to flatten the wafer (lapping process). Further, the wafer is etched (etching process) in order to remove the processing distortion generated in the wafer surface layer in the above process.
  • rough polishing is performed (primary polishing step).
  • This rough polishing may be composed of two stages or three or more stages. For example, it is possible to polish using a coarse abrasive at the first stage and a finer abrasive after the second stage.
  • the surface of the wafer is polished using a polishing apparatus as shown in FIG. 2 to obtain a mirror surface with a level of unevenness called haze, and scratches generated in the primary polishing are removed (finish polishing step). .
  • the semiconductor silicon wafer that has been subjected to final polishing is cleaned to remove the abrasive and the like (cleaning step).
  • the present invention prevents the haze level from deteriorating by performing chemical cleaning with an etching margin of 0.2 to 1. Onm, and particles having a size of 47 nm or more on the wafer surface. It is characterized in that it can be measured. In this case, the number of particles can be further reduced by performing mechanical cleaning before chemical cleaning. When combined with ozone cleaning, it is also effective in removing organic substances, and a higher quality semiconductor wafer can be obtained.
  • the cleaning process performed in the present invention will be described in detail by taking as an example the case of performing ozone cleaning, mechanical cleaning, and chemical cleaning in this order.
  • FIG. 3 shows an example of a cleaning apparatus used in the cleaning process.
  • ozone cleaning is performed.
  • ozone cleaning for example, 5 to: pure water 8 containing LOOppm of ozone is sprayed from nozzle 10 toward rotating wafer 1.
  • the nozzle 10 is scanned in the radial direction of the wafer.
  • Mechanical cleaning is the application of mechanical and physical forces to the wafer surface. This refers to removal by applying to attached impurities (particles, etc.), for example, brush cleaning or two-fluid cleaning.
  • impurities particles, etc.
  • two-fluid cleaning two or more fluids are mixed and the mixed fluid is sprayed onto the wafer surface to remove impurities.
  • ultrapure water 7 to which carbon dioxide (CO) is added and nitrogen gas (N) 6 are mixed with a two-fluid cleaning nozzle 9.
  • a suitable force is nitrogen (N), which is an inert gas.
  • air argon (Ar), or the like can be used.
  • Chemical cleaning refers to the process of chemically dissolving and decomposing and removing metal particles, etc. that adhere to the wafer surface and that are organic, organic, and abrasive.
  • cleaning is performed using a mixed aqueous solution of low-concentration aqueous ammonia, peroxyhydrogen water, and water.
  • the normal SC-1 cleaning used in RCA cleaning uses an ammonia water: peroxy acid-basic water: water: water composition ratio of 1: 1: 5, whereas 1: 1: Use 10-200.
  • the cleaning time is adjusted so that the etching allowance is 0.2 to 1.0 nm. If the etching allowance is less than 0.2 nm, the polishing agent cannot be completely removed, resulting in poor particle levels. In addition, if the etching allowance is made larger than 1. Onm, the haze level becomes poor and the measurement of particles is hindered. Therefore, chemical cleaning is performed with an etching allowance of 0.2 to 1. Onm in this way, and the haze level of the wafer is improved, and the number of particles having a size of, for example, 47 nm or more attached to the wafer surface can be reliably measured. Like that.
  • the woofer is dried.
  • the drying method is not particularly limited.
  • the wafer is placed on a mounting table on which a groove having a hollow portion and an opening is formed, and the water adhering to the surface of the wafer is reduced by reducing the pressure of the hollow portion. It is possible to perform so-called suction drying or spin drying in which water is sprinkled off from the oven using centrifugal force.
  • a semiconductor silicon wafer is obtained as described above.
  • mechanical cleaning and chemical cleaning have been described separately.
  • mechanical cleaning and chemical cleaning may be performed simultaneously.
  • chemical cleaning with an etching allowance of 0.2 to 1. Onm may be performed simultaneously with mechanical cleaning, following ozone cleaning.
  • FIG. 4 (b) after the ozone cleaning, the mechanical cleaning and the first chemical cleaning are performed at the same time, and then the second chemical cleaning is further performed.
  • the total etching allowance by chemical cleaning may be 0.2 to 1. Onm.
  • the semiconductor wafer obtained by the above method has a haze of 5 ppb or less and a particle size of 47 nm or more of 0.15 particles / cm 2 or less (100 mm / 300 mm diameter wafer). It can be a high quality semiconductor wafer with less particles.
  • a single crystal with a diameter of 300 mm and an orientation of ⁇ 100 ⁇ is pulled up by the Chiyoklarsky method, Rice was chamfered and lapped to prepare silicon wafers.
  • This silicon wafer was etched by a conventional method to obtain an etch wafer.
  • polishing cloth was subjected to primary polishing by sliding the etch dowel.
  • a suede-like artificial leather made of soft foamed urethane is affixed to a rotatable surface plate, and the wafer is slid in contact with an abrasive solution containing colloidal silica in an alkali-based aqueous solution. And finish polished.
  • the cleaning process was performed in the order of ozone cleaning, two-fluid cleaning, and chemical cleaning.
  • the cleaning equipment shown in Fig. 3 was used for ozone cleaning and two-fluid cleaning.
  • spray was directed to wafer 1 rotating at 60rpm. At this time, the distance between nozzle 10 and wafer 1 was 30 mm, and the angle of nozzle 10 was 75 °. Nozzle 10 was scanned so that one round trip in the radial direction of the wafer was 30 seconds.
  • nitrogen (N) was supplied to the nozzle 9 at 235 L / mim'0.4 MPa and mixed, and the mixture was mixed.
  • the fluid was sprayed toward wafer 1 rotating at 1800 rpm. At this time, the distance between nozzle 9 and ueno 1 was 20 mm, and the angle of nozzle 9 was 90 °. In addition, nozzle 9 was scanned in the radial direction of wafer so that one reciprocation was 30 seconds.
  • composition ratio of ammonia water: hydrogen peroxide water: water is 1: 1: 1 in the water purification tank.
  • the wafer was dried by spin drying to obtain a semiconductor wafer.
  • a silicon wafer obtained by slicing the same silicon single crystal as in Example 1 was chamfered, rubbed, etched, and subjected to primary polishing and final polishing. Further, for this wafer, cleaning steps were performed in the order of ozone cleaning, two-fluid cleaning, and chemical cleaning under the same conditions as in Example 1 except that the etching allowance for chemical cleaning was 0.5 nm. Next, dry the woofer Line, got a semiconductor wafer.
  • a silicon wafer obtained by slicing the same silicon single crystal as in Example 1 was chamfered, lapped, etched, and subjected to primary polishing and final polishing. Further, for this wafer, cleaning steps were performed in the order of ozone cleaning, two-fluid cleaning, and chemical cleaning under the same conditions as in Example 1 except that the etching cost for chemical cleaning was set to 1. Onm. . Subsequently, the wafer was dried to obtain a semiconductor wafer.
  • a silicon wafer obtained by slicing the same silicon single crystal as in Example 1 was chamfered, rubbed, etched, and subjected to primary polishing and final polishing. Further, for this wafer, cleaning steps were performed in the order of ozone cleaning, two-fluid cleaning and chemical cleaning under the same conditions as in Example 1 except that the temperature of ozone water for ozone cleaning was 40 ° C. Subsequently, the wafer was dried to obtain a semiconductor wafer.
  • a silicon wafer obtained by slicing the same silicon single crystal as in Example 1 was chamfered, rubbed, etched, and subjected to primary polishing and final polishing. Further, for this wafer, cleaning steps were performed in the order of ozone cleaning, two-fluid cleaning and chemical cleaning under the same conditions as in Example 1 except that the temperature of ozone water for ozone cleaning was 50 ° C. Subsequently, the wafer was dried to obtain a semiconductor wafer.
  • Example 7 A silicon wafer obtained by slicing the same silicon single crystal as in Example 1 was chamfered, rubbed, etched, and subjected to primary polishing and final polishing. Further, the wafer was only subjected to chemical cleaning under the same conditions as in Example 1 as a cleaning process. Subsequently, the wafer was dried! A semiconductor wafer was obtained. [Example 7]
  • a silicon wafer obtained by slicing the same silicon single crystal as in Example 1 was chamfered, rubbed, etched, and subjected to primary polishing and final polishing.
  • the wafer was subjected to the same ozone cleaning as in Example 1, followed by a two-fluid cleaning.
  • a cleaning solution having a thread ratio of 1: 1: 100 of ammonia water: hydrogen peroxide water: water is used, and chemical cleaning is performed simultaneously with mechanical cleaning. Washing was performed. At this time, the etching margin was adjusted to be 0.2 nm. Subsequently, the wafer was dried by spin drying to obtain a semiconductor wafer.
  • a silicon wafer obtained by slicing the same silicon single crystal as in Example 1 was chamfered, rubbed, etched, and subjected to primary polishing and final polishing.
  • the wafer was subjected to ozone cleaning under the same conditions as in Example 7 except that the etching cost for chemical cleaning was set to 1. Onm, followed by two-fluid cleaning (chemical cleaning simultaneously with mechanical cleaning). Subsequently, the wafer was dried by spin drying to obtain a semiconductor wafer.
  • a silicon wafer obtained by slicing the same silicon single crystal as in Example 1 was chamfered, rubbed, etched, and subjected to primary polishing and final polishing.
  • the wafer was subjected to the same ozone cleaning as in Example 1, followed by a two-fluid cleaning.
  • a cleaning solution having a thread ratio of 1: 1: 100 of ammonia water: hydrogen peroxide water: water is used.
  • One chemical wash was performed.
  • the second chemical cleaning was performed by filling the water purification tank with a cleaning solution having a composition ratio of ammonia water: hydrogen peroxide water: water of 1: 1: 100 and immersing the wafer in the cleaning solution. .
  • the total etching allowance of the first and second chemical cleaning was adjusted to be 0.2 nm.
  • the wafer was dried by spin drying to obtain a semiconductor wafer.
  • a silicon wafer obtained by slicing the same silicon single crystal as in Example 1 was chamfered, rubbed, etched, and subjected to primary polishing and final polishing.
  • ozone cleaning was performed under the same conditions as in Example 9 except that the total etching allowance for the first and second chemical cleaning was adjusted to 1. Onm, followed by two-fluid cleaning (mechanical cleaning). At the same time, a first chemical cleaning was performed, followed by a second chemical cleaning. Subsequently, the wafer was dried by spin drying to obtain a semiconductor wafer.
  • a silicon wafer obtained by slicing the same silicon single crystal as in Example 1 was chamfered, rubbed, etched, and subjected to primary polishing and final polishing.
  • a conventional RCA cleaning process was performed on the wafer.
  • RCA cleaning was performed by immersing wafers in a cleaning solution tank filled with cleaning solution in the order SC-1 cleaning 'hydrofluoric acid cleaning' SC-2 cleaning.
  • the etching cost for SC-1 cleaning was adjusted to 4 nm.
  • a silicon wafer obtained by slicing the same silicon single crystal as in Example 1 was chamfered, rubbed, etched, and subjected to primary polishing and final polishing. Further, the wafer was subjected to a cleaning process in the order of ozone cleaning and two-fluid cleaning under the same conditions as in Example 1 without performing chemical cleaning. Subsequently, the woofer was dried to obtain a semiconductor woofer.
  • a silicon wafer obtained by slicing the same silicon single crystal as in Example 1 was chamfered, rubbed, etched, and subjected to primary polishing and final polishing. Furthermore, for this wafer, ozone was removed under the same conditions as in Example 1 except that the etching allowance for chemical cleaning was 1.5 nm. Cleaning ⁇ The cleaning process was performed in the order of two-fluid cleaning and chemical cleaning. Subsequently, the wafer was dried to obtain a semiconductor wafer.
  • the haze level and the number of particles of the semiconductor wafer obtained in the above examples and comparative examples were measured in the DWO mode of a surface inspection apparatus (trade name: SP1) manufactured by KLA TENCOR. The results obtained are shown in Table 1.
  • Example 1 was compared with Examples 7 and 9, it was confirmed that particles were reduced by performing chemical cleaning simultaneously with mechanical cleaning.
  • Example 3 was compared with Examples 8 and 10, it was confirmed that particles were reduced by performing chemical cleaning simultaneously with mechanical cleaning.
  • the present invention is not limited to the above embodiment.
  • the above embodiment is an exemplification, and the present invention has the same configuration as the technical idea described in the scope of claims of the present invention, and any device that exhibits the same function and effect is the present embodiment. It is included in the technical scope of the invention.
  • the semiconductor wafer to which the present invention can be applied is not limited to a silicon wafer, but can also be applied to a wafer such as a compound semiconductor.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Organic Chemistry (AREA)
  • Cleaning Or Drying Semiconductors (AREA)
  • Mechanical Treatment Of Semiconductor (AREA)
  • Weting (AREA)
  • Crystals, And After-Treatments Of Crystals (AREA)

Abstract

L’invention concerne un procédé de fabrication de plaquettes semi-conductrices comprenant au moins un procédé de polissage primaire consistant en un polissage grossier d’une plaquette de matériau, un procédé de polissage de finition où l’on réalise un polissage de finition sur la plaquette polie par le polissage primaire, et un procédé de nettoyage pour nettoyer la plaquette sur laquelle on a réalisé le polissage de finition. Lors du procédé de nettoyage, on effectue un nettoyage chimique avec une marge d’attaque chimique de 0,2 à 1,0nm. Ainsi, le procédé de fabrication de plaquettes semi-conductrices et une plaquette semi-conductrice ont pour but d'améliorer le niveau de voile afin de pouvoir mesurer avec précision une particule collée à la surface d’une plaquette et d’une taille, par exemple, supérieure ou égale à 47nm.
PCT/JP2005/017936 2004-09-30 2005-09-29 Procédé de fabrication de plaquettes semi-conductrices et plaquette semi-conductrice WO2006035865A1 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2006537796A JP4683233B2 (ja) 2004-09-30 2005-09-29 半導体ウェーハの製造方法

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2004288178 2004-09-30
JP2004-288178 2004-09-30

Publications (1)

Publication Number Publication Date
WO2006035865A1 true WO2006035865A1 (fr) 2006-04-06

Family

ID=36119010

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2005/017936 WO2006035865A1 (fr) 2004-09-30 2005-09-29 Procédé de fabrication de plaquettes semi-conductrices et plaquette semi-conductrice

Country Status (2)

Country Link
JP (1) JP4683233B2 (fr)
WO (1) WO2006035865A1 (fr)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2011116599A (ja) * 2009-12-04 2011-06-16 Sumco Corp エピタキシャルウェーハの製造方法
JP2015220370A (ja) * 2014-05-19 2015-12-07 株式会社Sumco シリコンウェーハの製造方法及びシリコンウェーハ
TWI700146B (zh) * 2015-12-10 2020-08-01 日商信越半導體股份有限公司 研磨方法

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02100320A (ja) * 1988-10-06 1990-04-12 Fujitsu Ltd シリコンウエハーの製造方法
JPH07263384A (ja) * 1994-03-23 1995-10-13 Mitsubishi Materials Corp 半導体装置の製造方法
JPH07283182A (ja) * 1994-04-12 1995-10-27 Nippon Steel Corp 半導体基板の洗浄方法
JPH10270394A (ja) * 1997-03-26 1998-10-09 Super Silicon Kenkyusho:Kk ウエハ基板の総合研磨方法及びその装置
JP2001326210A (ja) * 2000-05-18 2001-11-22 Dainippon Screen Mfg Co Ltd 基板処理装置
JP2002203824A (ja) * 2000-12-28 2002-07-19 Super Silicon Kenkyusho:Kk ウエハ洗浄方法
JP2003022993A (ja) * 2001-07-05 2003-01-24 Sony Corp 基板洗浄方法
JP2004087666A (ja) * 2002-08-26 2004-03-18 Hitachi Cable Ltd 半導体ウェハの洗浄方法

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02100320A (ja) * 1988-10-06 1990-04-12 Fujitsu Ltd シリコンウエハーの製造方法
JPH07263384A (ja) * 1994-03-23 1995-10-13 Mitsubishi Materials Corp 半導体装置の製造方法
JPH07283182A (ja) * 1994-04-12 1995-10-27 Nippon Steel Corp 半導体基板の洗浄方法
JPH10270394A (ja) * 1997-03-26 1998-10-09 Super Silicon Kenkyusho:Kk ウエハ基板の総合研磨方法及びその装置
JP2001326210A (ja) * 2000-05-18 2001-11-22 Dainippon Screen Mfg Co Ltd 基板処理装置
JP2002203824A (ja) * 2000-12-28 2002-07-19 Super Silicon Kenkyusho:Kk ウエハ洗浄方法
JP2003022993A (ja) * 2001-07-05 2003-01-24 Sony Corp 基板洗浄方法
JP2004087666A (ja) * 2002-08-26 2004-03-18 Hitachi Cable Ltd 半導体ウェハの洗浄方法

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2011116599A (ja) * 2009-12-04 2011-06-16 Sumco Corp エピタキシャルウェーハの製造方法
JP2015220370A (ja) * 2014-05-19 2015-12-07 株式会社Sumco シリコンウェーハの製造方法及びシリコンウェーハ
TWI700146B (zh) * 2015-12-10 2020-08-01 日商信越半導體股份有限公司 研磨方法

Also Published As

Publication number Publication date
JPWO2006035865A1 (ja) 2008-05-15
JP4683233B2 (ja) 2011-05-18

Similar Documents

Publication Publication Date Title
JP3004891B2 (ja) 表面粗さを減少させるための半導体ウエハの粗研磨法
KR101947614B1 (ko) 반도체 웨이퍼의 제조 방법
TWI585840B (zh) Manufacturing method of semiconductor wafers
KR101002250B1 (ko) 에피택셜 웨이퍼 제조 방법
CN107155368B (zh) 硅晶圆的研磨方法
JP5622124B2 (ja) シリコンウェーハの研磨方法
WO2006028017A1 (fr) Procédé servant à produire une plaque de silicium
KR20000017512A (ko) 웨이퍼 기판 재생방법 및 웨이퍼 기판 재생을 위한 연마액 조성물
KR101292884B1 (ko) 탄화 규소 단결정 기판
JP2007053178A (ja) シリコンウェーハの製造方法
WO2002005337A1 (fr) Tranche a chanfreinage en miroir, tissu a polir pour chanfreinage en miroir, machine a polir pour chanfreinage en miroir et procede associe
US20010039101A1 (en) Method for converting a reclaim wafer into a semiconductor wafer
JP4085356B2 (ja) 半導体ウェーハの洗浄乾燥方法
CN111095491B (zh) 硅晶片的双面抛光方法
JP2002231669A (ja) 半導体ウェーハ用研磨布およびこれを用いた半導体ウェーハの研磨方法
JP4683233B2 (ja) 半導体ウェーハの製造方法
JP2012235072A (ja) ウェーハ表面処理方法
KR20080075508A (ko) 반도체 웨이퍼의 평면연삭방법 및 제조방법
JP3906688B2 (ja) 半導体ウエーハ用研磨布及び研磨方法
US20150357180A1 (en) Methods for cleaning semiconductor substrates
TW201940759A (zh) 矽晶圓的製造方法
JP2018049980A (ja) 半導体装置の製造方法
JP3552908B2 (ja) ウェーハの研磨方法
TWI775622B (zh) 矽晶圓的研磨方法及矽晶圓的製造方法
JP7380492B2 (ja) 研磨用組成物及びウェーハの加工方法

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KM KP KR KZ LC LK LR LS LT LU LV LY MA MD MG MK MN MW MX MZ NA NG NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SM SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): BW GH GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LT LU LV MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 2006537796

Country of ref document: JP

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase