Classifications

• • H—ELECTRICITY
  • H04—ELECTRIC COMMUNICATION TECHNIQUE
  • H04W—WIRELESS COMMUNICATION NETWORKS
  • H04W52/00—Power management, e.g. TPC [Transmission Power Control], power saving or power classes
  • H04W52/04—TPC
  • H04W52/52—TPC using AGC [Automatic Gain Control] circuits or amplifiers
• • H—ELECTRICITY
  • H03—ELECTRONIC CIRCUITRY
  • H03G—CONTROL OF AMPLIFICATION
  • H03G3/00—Gain control in amplifiers or frequency changers
  • H03G3/20—Automatic control
  • H03G3/30—Automatic control in amplifiers having semiconductor devices
  • H03G3/3052—Automatic control in amplifiers having semiconductor devices in bandpass amplifiers (H.F. or I.F.) or in frequency-changers used in a (super)heterodyne receiver
  • H03G3/3078—Circuits generating control signals for digitally modulated signals
• • H—ELECTRICITY
  • H03—ELECTRONIC CIRCUITRY
  • H03G—CONTROL OF AMPLIFICATION
  • H03G3/00—Gain control in amplifiers or frequency changers
  • H03G3/20—Automatic control
• • H—ELECTRICITY
  • H03—ELECTRONIC CIRCUITRY
  • H03G—CONTROL OF AMPLIFICATION
  • H03G3/00—Gain control in amplifiers or frequency changers
  • H03G3/20—Automatic control
  • H03G3/30—Automatic control in amplifiers having semiconductor devices
• • H—ELECTRICITY
  • H03—ELECTRONIC CIRCUITRY
  • H03G—CONTROL OF AMPLIFICATION
  • H03G3/00—Gain control in amplifiers or frequency changers
  • H03G3/20—Automatic control
  • H03G3/30—Automatic control in amplifiers having semiconductor devices
  • H03G3/3052—Automatic control in amplifiers having semiconductor devices in bandpass amplifiers (H.F. or I.F.) or in frequency-changers used in a (super)heterodyne receiver
  • H03G3/3068—Circuits generating control signals for both R.F. and I.F. stages

Definitions

• the present invention relates to " a reception control circuit and a reception control method which are used for -receiving or demodulatin-g a s-tg-na- ⁇ moduletted- mainly- by- digital modulation in a terjrejstrial broadcast, a CAl 1 V broadcast,, a satellite broadcast and the" "like
• a broadcasting satellite (BS) digital broadcast using the BS and a communication satellite (CS) digital broadcast using the CS have become popular.
• a terrestrial digital television broadcast has started its broadcasting from December, 2003, and it is at a transition stage from- a terrestrial analog television broadcast to the terrestrial digital television broadcast now.
• OFDM orthogonal frequency division multiplexing
• a reception apparatus receiving a signal of such a digital television broadcast is provided with an automatic gain control circuit (AGC), which"adjusts the " amplrflcation degree of .an amplifier circuit according to the strength of a signal level after a -signal amplification by the .amplifier circuit in order that a received broadcast wave may be " corrected to a stable signal even if the signal leve ⁇ l" ⁇ of. the broadcast wave has changed.
• AGC automatic gain control circuit
• an automatic gain control circuit which detects-- the reception grade of a signal outputted from a demodulator circuit and performs the AGC control such as changing an amplifier which performs gain control according to a comparison result of the reception grade and a reference level has been also proposed (see, for example, JP-Tokukai- 2001-102947A) .
• FIG. 16 is a graph showing an example of the characteristic of a C/N value to a voltage applied to an AGC (hereinafter referred to as an "AGC voltage") in order to control an amplification degree.
• AGC voltage an AGC voltage
• the C/N value once rises with the increase of the AGC voltage.
• the AGC voltage exceeds X [ V]
• the C/N value falls.
• the phenomenon is one generated because nonlinear distortion is generated in signal amplification by the AGC and the noises of a carrier wave are amplified.
• the AGC voltage is simply ' increased in order to increase the C/N value, the C/N.value falls from a certain voltage value, - and the optimum C/N value cannot be secured to degrade the ' reception grade.
• JP-Tokukai-2001- 102947A describes- AGC control in the range in. which the C/N value rises with the increase of the AGC voltage (namely, X [ V] or less in FIG. 16)
• the invention does not describe the AGC control in the range in which the AGC voltage exceeds X [V] and the C/N value falls.
• the present invention was made in consideration of the above point, and an object of the invention is to realize a reception control circuit and a reception control method of performing the control of the amplification degree of an AGC to always secure the optimum C/N value in the neighborhood of the best C/N value in the whole AGC voltage region.
• a reception grade of a received signal received in a tuner unit including an amplification unit is ' detected. Only ' when the detected reception grade does not satisfy a predetermined reference level, a change of the reception grade is detected •based on the reception grade detected by a reception grade detection unit. Then, a control signal for controlling the amplification degree to rise or fall in the amplification unit of the tuner unit is outputted based on the change of the reception grade.
• the amplification degree of an amplification unit is controlled based on a change of the reception grade of a received signal. Consequently, it is possible to modify the amplification degree immediately according to a change of the reception grade, and to always secure the optimum reception grade.
• a reception grade of a received signal received by a tuner unit including a plurality of amplification units is detected. Only when the detected reception grade is detected not to satisfy a predetermined reference level, an amplification degree of at least one of the plurality of amplification units is changed, and a change of the reception grade is " detected based on the change of the amplification degree. Then control signals for controlling the respective amplification degrees in the plurality of amplification units of the tuner unit are outputted based on the change of the detected reception grade.
• errors of phases and amplitudes of SP signals arranged in a way of being dispersed in a received signal received by a tuner unit including an amplification unit from previously determined phases and previously determined amplitudes, both owned by reference SP signals, are detected as a reception grade. Only when the detected errors are detected not to be zero, a change of the reception grade is detected from the reception grade detected by the reception grade detection unit, and a control signal for controlling an amplification degree of the amplification unit of the tuner unit to rise or fall is outputted based on the detected change of the reception grade.
• the amplification degree of the amplification unit is controlled based on the error quantities between the value of predetermined synchronization signals extracted from a received signal and reference values of the synchronization signals as the reception grade. That is, it is possible to immediately adjust the amplification degree according to a change of the reception grade as the error quantities between the values of the predetermined synchronization signals and the reference values of the predetermined synchronization signals, and to always secure the optimum reception grade.
• FIG. 1 is a block diagram showing the circuit configuration of a terrestrial digital television broadcast reception apparatus according to a first embodiment
• FIG. 2 is a flowchart for illustrating the processing of an AGC voltage calculation unit according to the first embodiment
• FIG. 3 is a view for illustrating the processing of the AGC voltage calculation unit of the first embodiment
• FIG. 4 is a block diagram showing the circuit configuration of a terrestrial digital television broadcast reception apparatus according to a second embodiment
• FIG. 5 is a flowchart for illustrating the processing of an AGC voltage calculation unit of the second embodiment
• F ⁇ G. 6 is a view for illustrating the processing of the AGC voltage calculation unit according to the second embodiment
• FIG..7 “ .Is a block diagram showing the circuit configuration of a terrestrial digital television broadcast reception apparatus according to a third embodiment
• FIG. 8 " is a view showing an example of an arrangement pattern of SP signals in an OFDM symbol
• FIGS. 9A and 9B are views showing a change of the signal point_of an SP signal
• FIG.' 10 is a view showing a signal point arrangement of SP signals in the case of a BPSK system
• FIG. 11 is a block diagram showing the circuit configuration of an SP signal error calculation unit
• FIG. 12 is a flowchart for illustrating the processing of an AGC voltage calculation unit of the third embodiment
• FIG. 13 is a view for illustrating processing of the AGC voltage calculation unit according to the third embodiment
• FIG. 14 is a block diagram showing the circuit configuration as a modified example of the third embodiment
• FIG. 15 is a block diagram showing the circuit configuration as a modified example of the first embodiment
• FIG. 16 is the graph of an AGC voltage-C/N value characteristic.
• FIG. 1 is the block diagram of a terrestrial digital television broadcast reception apparatus 1.
• the terrestrial digital television broadcast reception apparatus 1 is composed of an antenna 11 which receives an electric wave, a tuner unit 12 which amplifies the received electric wave and performs the tuning to a desired broadcast wave frequency, a demodulator circuit unit 13 which mainly performs processing such as digital demodulation and an error correction and outputs a transport stream (TS), and the like.
• TS transport stream
• the tuner unit 12 is composed of a low noise amplifier (LNA) 121, AGC s 122 and 126, band pass filters (BPF' s) 123 and 125, an RF mixer 124, an IF mixer 127 and a low pass filter (LPF) 128.
• LNA low noise amplifier
• BPF' s band pass filters
• An electric wave received by the antenna 11 is first amplified by the LNA 121 and the AGC 122 by a predetermined amplification degree.
• the amplification degree of ' the AGC 122 is made to an appropriate value here by being recursively controlled by a control signal from an AGC voltage control unit 138 according to an output signal level from the BPF 123 and the like.
• the demodulator circuit unit 13 is composed of the ADC 131, an FFT 132, a transmission path equivalent unit 133, a demodulation unit 134, an error correction unit 135, a C/N calculation unit 136, an AGC voltage calculation unit 137 and AGC voltage control units 138 and 139.
• the signal outputted from the tuner unit 12 is converted into a digital signal from an analog signal by the ADC 131, and the Fourier transformation processing of the digitized signal is performed by the FFT 132.
• the waveform equivalence (amplitude equivalence and phase equivalence) processing of the signal outputted from the FFT 132 is performed by the transmission path equivalent unit 133, and furthermore the demodulation processing of the processed signal is performed by the demodulation unit 134.
• the error correction processing is performed to the signal outputted from the demodulation unit 134 by the error correction unit 135, and the processed signal is outputted to the outside of the terrestrial digital television broadcast reception apparatus 1.
• the AGC voltage calculation unit 137 is a circuit unit of obtaining a change of the C/N value from the C/N value calculated in the C/N calculation unit 136 at this time (hereinafter referred to as a "this time C/N value") and the C/N value calculated at the last time (hereinafter referred to as a "last time C/N value”) , and of determining an increase or decrease value of AGC voltages to the AGC s 122 and 126 based on the change.
• the AGC voltage calculation unit 137 is composed of a microcomputer, a digital signal processor (DSP) or the like which realizes the circuit operations shown in FIG. 2.
• the determined increase or decrease value of the AGC voltage is inputted into the AGC voltage control units 138 and 139, and the AGC voltages are determined.
• the AGC voltage control unit 138 outputs a control signal for controlling the AGC voltage of the AGC 122
• the AGC voltage control unit 139 outputs a control signal for controlling the AGC voltage of the AGC 126.
• the level (effective value) of an output signal from any of the AGC 122, the BPF 123 and the RF mixer 124 is monitored. Then, the AGC s 122 and 126 are configured to perform the following operations. That is, when the monitored value is a predetermined level or less, only the output level of the AGC 122 is controlled by the control signal from the AGC voltage control unit 138. When the level of the output signal of the AGC 122 exceeds the predetermined level after that, only the output level of the AGC 126 is controlled in turn by the control signal from the AGC voltage control unit 139.
• FIG. 2 is a flowchart for illustrating the flow of the circuit operation of the AGC voltage calculation unit 137.
• a C/N reference value is stored in a memory (not shown) provided in the AGC voltage calculation unit 137 as a last time C/N value in advance, and a flag F indicating which processing of an increase or a decrease of the AGC voltage is performed is set to "1" (Step SlO) .
• the C/N reference level indicates a limit value of the C/N value desired to be maintained.
• the C/N reference level may be a value set beforehand, or may be suitably changed according to the level of the C/N reference level desired to be secured.
• the AGC voltage calculation unit 137 discriminates whether the this time C/N value is larger than the C/N reference level or not (Step SIl) .
• the AGC voltage calculation unit 137 outputs an instruction signal instructing to make the increase or decrease of the AGC voltage 0, namely to keep the AGC voltage as it is, and sets the flag F to "1" (Step S14) .
• the AGC voltage calculation unit 137 subtracts the last time C/N value from the this time C/N value to calculate a changed value ⁇ c/N of the this time C/N value from the last time C/N value (Step S12) .
• the AGC voltage calculation unit 137 discriminates whether the changed value ⁇ C/N is 0 or not (Step S13) .
• the AGC voltage calculation unit 137 outputs the instruction signal instructing to make the increase or decrease of the AGC voltage 0, namely to keep the AGC voltage as it is (Step S14) .
• Step S13 the processing moves to Step S14 ⁇ .
• the content of the flag F is judged at Step Sl ⁇ . Because the content in this case is "1", the processing moves to Step S17, and the AGC voltage calculation unit 137 outputs an instruction signal instructing to decrease the AGC voltage by a predetermined value ⁇ .
• the AGC voltage calculation unit 137 sets the flag F to "0", which indicates that the instruction signal instructing to decrease the AGC voltage has been outputted (Step 18) . Then, the AGC voltage calculation unit 137 updates the last time C/N value by the this time C/N value (Step S19) , and repeats the processing operation from Step SIl after this. If the C/N value is improved by having performed the operation of decreasing the
• Step S15 the changed value ⁇ c/N becomes a positive valueat Step S15 (Step S15; ⁇ c/N > 0) , and the processing proceeds to Step S20 to discriminate whether the flag F is "1" or not, namely to discriminate whether the instruction signal instructing to increase the AGC voltage by the predetermined value ⁇ has been outputted or not at the last process. In case of this time, the discrimination result is No, and then the processing proceeds to Step S17. Thus, the processing of decreasing the AGC voltage by the predetermined value ⁇ is preformed again.
• Step S15 the changed value ⁇ c/N becomes a negative value (Step S15; ⁇ c/N ⁇ 0) , and the processing proceeds to Step Sl ⁇ to discriminate whether the flag F is "0" or not, namely whether the instruction signal instructing
• Step S21 the AGC voltage calculation unit 137 outputs the instruction signal instructing to increase the AGC voltage by
• Step S22 the AGC voltage calculation unit 137 sets the flag F to "1", which indicates that the AGC voltage calculation unit 137 has outputted the instruction signal instructing to increase the AGC voltage (Step S22), and the processing proceeds to Step S19 after that.
• the AGC voltage is lowered, and the changed state of the C/N value is examined.
• the AGC voltage is lowered similarly to the last time.
• the AGC voltage is raised conversely.
• the control processing of the AGC voltage at the last time is considered while the AGC voltage is controlled at this time.
• FIG. 3 is a graph which shows an example of the "AGC voltage-C/N value characteristic.” It is supposed that the last time C/N value when the AGC voltage is Yl [ V] is C/N (1), and that the this time C/N value when the AGC voltage is Y2 [ V] , which has
• Step SIl reference level
• ⁇ c/N(2)- (1) is not 0 (Step S13; No) but a positive number (Step S15;
• the C/N is judged to be improved by the increase of the AGC voltage at the last time, and the AGC voltage is further increased by ⁇ (Step S21) . That is, the AGC voltage becomes Y3 [ V] increased from the Y2 [ V] by ⁇ . Then, the last time C/N value is updated with the C/N (2) (Step S19) .
• the C/N value is calculated to be C/N (3) by the C/N calculation unit 136.
• the C/N (3) is supposed to be larger than the C/N reference level (Step SIl; Yes)
• the AGC voltage is maintained to be Y3 [ V] (Step S14) .
• the C/N (3) is the optimum value near the best C/N value in the whole AGC voltage. Because the AGC voltage is controlled in order that the C/N value is always the optimum value in such a way, a high C/N value is always securable. Thereby, the signal outputted from the tuner unit 12 becomes a stable signal with little noises, and consequently demodulation processing is performed accurately. Then, a stable signal is outputted from the terrestrial digital television reception apparatus 1. Therefore, the circuit performance and the reliability of the terrestrial digital television reception apparatus 1 can be improved.
• FIG. 4 is a block diagram of the terrestrial digital television broadcast reception apparatus 2.
• the terrestrial digital television broadcast reception apparatus 2 is configured to be provided with the antenna 11, the tuner unit 12 and the demodulator circuit unit 21.
• the tuner unit 12 is a circuit unit which performs the processing such as the amplification and the conversion to an intermediate frequency signal to the electric wave received by the antenna 11, and is the same circuit unit as that of the first embodiment.
• the demodulator circuit unit 21 is composed of the ADC 131, the FFT 132, the transmission path equivalent unit 133, the demodulation unit 134, the error correction unit 135, the C/N calculation unit 136, an AGC voltage calculation unit 211 and AGC voltage control units 212 and 213.
• a signal outputted from the tuner unit 12 is converted into a digital signal from an analog signal by the ADC 131, and the Fourier transformation processing thereof is performed by the FFT 132.
• the signal outputted from the FFT 132 receives waveform equivalence (amplitude equivalence and phase equivalence) processing by the transmission path equivalent unit 133, and further receives demodulation processing by the demodulation unit 134.
• the signal outputted from the demodulation unit 134 receives error correction processing by the error correction unit 135, and is outputted to the outside of the terrestrial digital television broadcast reception apparatus 2.
• the signal outputted from the FFT 132 is inputted into the C/N calculation unit 136, and a C/N value is calculated as the reception grade of the signal.
• the AGC voltage calculation unit 211 is a circuit unit obtaining ' a changed value from the C/N value calculates at the last time (the last time C/N value) to the C/N value calculated at this time (the this time C/N value) to determine increase or decrease values of a first AGC voltage and a second AGC voltage based on the changed value, and is composed of a microcomputer, a DSP or the like realizing the circuit operation shown in FIG. 5.
• the first AGC voltage is a voltage for performing the amplification degree control of. the AGC 122
• the second AGC voltage is a voltage for performing the amplification degree control of the AGC 126.
• the increase or decrease value of the first AGC voltage determined by the AGC voltage calculation unit 211 is inputted into the A ' GC voltage control unit 212, and the first AGC voltage is determined therein.
• the increase or decrease value of the second AGC voltage is inputted into the AGC voltage control unit 213, and the second AGC voltage is determined therein.
• the AGC voltage control unit 212 outputs a control signal for controlling the first AGC voltage of the AGC 122
• the AGC voltage control unit 213 outputs a control signal for controlling the second AGC voltage of the AGC 126.
• FIG. 5 is a flowchart for illustrating the flow of the circuit operation of the AGC voltage calculation unit 211.
• the AGC voltage control is performed in a different way to every mode.
• the variable mode is ⁇ 0
• the last time C/N value is the C/N reference level
• the flag F indicating the direction of increase or decrease of the last time AGC voltage is "1" ⁇
• the AGC voltage calculation unit 211 discriminates whether the variable mode is ⁇ N 0" or not.
• the variable mode is V ⁇ 0"
• the AGC voltage . calculation unit 211 discriminates whether the this time C/N value is larger than the C/N reference level or not (Step S32) .
• the C/N reference level is a limit value of the C/N value desired to be maintained.
• the C/N reference level may be a previously set value, or may be suitably changed according to the level of a C/N value desired to be secured.
• the AGC voltage calculation unit 211 When the reception sensitivity is good and the this time C/N value is larger than the C/N reference level (Step S32; Yes), the AGC voltage calculation unit 211 outputs an instruction signal instructing the increases or the decreases of the first and the second AGC voltages are- 0, namely instructing to keep the first and the second AGC voltages as they are, to each of the AGC voltage control units 212 and 213, and sets the flag F to ⁇ l" (Step S33) .
• the AGC voltage calculation unit 211 when the reception sensitivity is bad and the this time C/N value is the C/N reference level or less (Step S32; No), the AGC voltage calculation unit 211 outputs an instruction ⁇ signal instructing to increase the first AGC voltage by the predetermined value ⁇ to the AGC voltage control unit 212, and outputs an instruction signal instructing to keep the second AGC voltage as it is to the AGC voltage control unit 213. Then, the AGC voltage calculation unit 211 sets the variable mode to ⁇ l" (Step S34) . Successively, the AGC voltage calculation unit 211 updates the last time C/N value by the this time C/N value (Step S35) , and repeats the processing from Step S31. The last time C/N value is stored in the memory (not shown) provided in the AGC voltage calculation unit 211.
• Step S31; No the AGC voltage calculation unit 211 calculates a changed value ⁇ c/N from the C/N value (this time C/N value) outputted from the C/N calculation unit 136 and the C/N value (last time C/N value) outputted last time (Step S36) .
• the variable mode is ⁇ l" (Step S37; Yes)
• the AGC voltage calculation unit 211 discriminates whether
• Step S38 the changed value ⁇ c/N is 0 or not.
• the AGC voltage calculation unit 211 outputs an instruction signal instructing to keep the first AGC voltage as it is to the AGC voltage control unit 212, and outputs an instruction signal instructing to increase the second AGC voltage by a
• the AGC voltage calculating unit 211 sets the variable mode to "2" (Step S39) .
• Step S40 when the changed value ⁇ c/N is not 0 (Step S38; No) and the changed value ⁇ c/N is a positive number, namely when the C/N is improved (Step S40; Yes), the AGC voltage calculation unit 211 examines the value of the flag F (Step S41) .
• the flag F is "1”
• the AGC voltage calculation unit 211 outputs the instruction signal instructing to increase the first AGC voltage by the predetermined value ⁇ to the AGC voltage control unit 212 similarly in the last time, and sets the flag F to "1" (Steps S42 and S43) .
• the AGC voltage calculation unit 211 outputs an instruction signal instructing to decrease the first AGC voltage by the predetermined value ⁇ to the AGC voltage control unit 212 similarly in the last time, and sets the flag F to "0 " '-' (Steps
• Step S45 and S46 the AGC voltage calculation unit 211 examines the value of the flag F (Step S44) .
• the flag F is ⁇ 0
• the AGC voltage calculation unit 211 outputs the instruction signal instructing to increase the first AGC voltage by the predetermined value ⁇ to the AGC voltage control unit 212 contrary to the last time, and sets the flag F to "1" (Step S42 and S43) .
• the AGC voltage calculation unit 211 outputs the instruction signal instructing to decrease the first AGC voltage by the predetermined value ⁇ to the AGC voltage control unit 212 also contrary to the last time, and sets the flag F to "0" (Steps S45 and S46) . Then, the AGC voltage calculation unit 211 repeats the circuit operation from Step S35.
• Step 37; No the AGC voltage calculation unit 211 discriminates whether the variable mode is "2" (Step 37; No).
• Step S47 changed value ⁇ c/N is 0 or not. Then, when ' the changed value ⁇ c/N is 0 (Step S47; Yes), the AGC voltage calculation unit 211 outputs an instruction signal instructing to keep the first and the second AGC voltages as they are to each of the AGC voltage control units 212 and 213. Then, the AGC voltage calculation unit 211 sets the variable mode to "0" (Step S48) .
• Step S47; No when the changed value ⁇ c/N is not "0" (Step S47; No) and the change value ⁇ c/N is a positive value, namely when the C/N is improved (Step S49; Yes) , the AGC voltage calculation unit 211 examines the value of the flag F (Step S50) . When the flag F is "1", the AGC voltage calculation unit 211 outputs an instruction signal instructing to increase the second AGC voltage by the
• Step S51 the AGC voltage calculation unit 211 examines the value of the flag F (Step S51) .
• the AGC voltage calculation unit 211 When the flag F is "0",. the AGC voltage calculation unit 211 outputs the instruction signal instructing to increase the second AGC voltage by the predetermined value ⁇ to the AGC voltage control unit 213 contrary to the last time, and sets the flag F to "1" (Steps S52 and S53) . Moreover, when the flag F is not "0", the AGC voltage calculation unit 211 outputs the instruction signal instructing to decrease the second AGC voltage by the
• Step S 35 the AGC voltage calculation unit 211 repeats the circuit operation from Step S35.
• the AGC voltage can be modified immediately, and a high C/N value can be always secured.
• FIG. 6 is a graph showing an example of "the AGC voltage-C/N value characteristic of the AGC 122."
• the variable mode used for the circuit operation of the AGC voltage calculation unit 211 is set to "0"-, .and that the first AGC voltage is Zl [ V] and the C/N value is C/N (4) .
• the C/N (4) is smaller than the C/N reference level (Step S32; No)
• the - first AGC voltage is increased by the predetermined value ⁇ to be Z2 [ V] .
• the variable mode is set to "1" (Step S34) .
• C/N (4) is updated as the last time C/N value (Step S35) .
• the C/N value is calculated by the C/N calculation unit 136 to be C/N
• Step S42 the first AGC voltage is increased by the predetermined value ⁇ similarly in the last processing (Step S42) . That is, the first AGC voltage is increased by the predetermined value ⁇ from Z2 [ V] , and the first AGC voltage is set to Z3 [ V] . Then, C/N (5) is updated as the last time C/N value (Step S35) .
• the C/N value is calculated by the C/N calculation unit 136.
• the first AGC voltage is maintained to Z3 [ V] .
• the second AGC voltage is increased by the predetermined value ⁇ , and the variable mode is set to "2" (Step S39) .
• the this time C/N value is updated as the last time C/N value (Step S35) , and the second AGC voltage is adjusted in order that the C/N value may become the optimum C/N value after that (Steps S47-S55) .
• the C/N value can be set to one near to the highest point in the characteristic shown in FIG.
• C/N (5) is the optimum value near the best C/N value in the whole AGC voltage. That is, because the first and the second AGC voltage are controlled in order that the C/N value always becomes the best value, a high C/N value is always securable. Thereby, the signal outputted from the tuner unit 12 becomes a stable signal with little noises, and consequently demodulation processing can be performed accurately. Thus, the stable signal is outputted from- the terrestrial digital television reception apparatus 2. Therefore, the circuit performance and the reliability of the terrestrial digital television reception apparatus 2 can be improved.
• the C/N value is used as the reception grade.
• a terrestrial digital television broadcast reception apparatus 3 using the errors of SP signals as reception grade is described.
• FIG. 7 is a block diagram of the terrestrial digital television broadcast reception apparatus 3.
• the terrestrial digital television broadcast reception apparatus 3 is configured to be provided with the antenna 11, the tuner unit 12 and a demodulator circuit unit 31.
• the tuner unit 12 is a circuit unit which performs processing such as an amplification and a conversion to an intermediate frequency signal to an electric wave (received signal) received by the antenna 11, and is the same. circuit unit as that of the first embodiment.
• the demodulator ' circuit unit 31 is composed of the ADC 131, the FFT 132, the transmission path equivalent unit 133, the demodulation unit 134, the error correction unit 135, an SP signal error calculation unit 311, an AGC voltage calculation unit 312 and AGC voltage control units 313 and 314.
• a signal outputted from the tuner unit 12 is converted into a digital signal from an analog signal by the ADC 131, and receives Fourier transformation processing by the FFT 132,
• the signal outputted from the FFT 132 (frequency signal) receives waveform equivalence (amplitude equivalence and phase equivalence) processing by the transmission path equivalent unit 133, and further receives demodulation processing by the demodulation unit 134.
• the signal outputted from the demodulation unit 134 receives error correction processing by the error correction unit 135, and is outputted to the outside of the terrestrial digital television broadcast reception apparatus 3.
• the signal (frequency signal) outputted from the FFT 132 is inputted into the SP signal error calculation unit 311, and "the errors of the SP signals" are calculated as the reception grade of the signal.
• The. calculation method of the errors of the SP signals by the SP signal error calculation unit 311 is described.
• the SP signals are a kind of the synchronization signal standardized in the transmission system of the terrestrial digital television broadcast, and are signals used for the waveform equivalence processing by the transmission path equivalent unit 133.
• the SP signals are signals each of which has a predetermined phase and a predetermined amplitude and is arranged to be dispersed in the transmission signal of the terrestrial digital television broadcast.
• FIG. 8 An example of the arrangement pattern of the SP signals in an OFDM symbol is shown in FIG. 8.
• a black dot expresses an SP signal
• a white circle expresses a signal other than the SP signal such as a data signal.
• the figure shows the case where one segment consists of 432 careers (fo ⁇ f43i) r and an SP signal is arranged every 12 careers. That is, 36 SP signals per one symbol are arranged.
• the arrangement of the SP signals is determined to change periodically. Therefore, the arrangement positions of the SP signals are uniquely determined by specifying a symbol. In the figure, the arrangement is determined so that four kinds of arrangement patterns may appear in order.
• FIGS. ⁇ 9A and 9B show a signal point arrangement of the original SP signal at the time of transmission (hereinafter referred to as a "reference SP signal”)
• FIG. 9B shows a signal point arrangement of the SP signal at the time of reception (hereinafter referred to as a "received SP signal”)
• the phase of the received SP signal shown in FIG. 9B is changed by ⁇ ⁇ " from the phase of the reference SP signal shown in FIG, 9A.
• the SP signal error calculation unit 311 calculates a difference between an SP signal (received SP signal) in a frequency signal inputted from the FFT 132 and the predetermined reference SP signal as an ⁇ SP signal error.”
• ⁇ SP signal error a difference between an SP signal (received SP signal) in a frequency signal inputted from the FFT 132 and the predetermined reference SP signal as an ⁇ SP signal error.
• N shows the number of SP signals in one symbol (the number of SP signals)
• FIG. 11 shows the block diagram of the SP signal error calculation unit 311.
• the SP signal error calculation unit 311 is composed of a synchronous detection circuit 3111, an SP counter circuit 3112, an I, Q information read circuit 3113, an I, Q information table 3114, an SP signal extraction circuit 3115, an error calculation circuit 3116 and an error summarization circuit 3117.
• the synchronous detection circuit 3111 generates and outputs synchronization information for synchronizing a received SP signal, being an SP signal in a frequency signal inputted from the FFT 132, with the reference SP signal. To put it concretely, the inputted frequency signal is monitored, and the input of the data of a new symbol is detected.
• the head position of the frame which consists of a plurality of continuous symbols is detected based on the TMCC signal in the frequency signal. Then, information including the information showing that the input of a new symbol has been detected, and the information showing the detection of the head position of a frame are generated as a synchronization signal to be outputted to the SP counter circuit 3112.
• the SP counter circuit 3112 generates a count value which specifies a symbol based on the synchronization information inputted from the •synchronous detection circuit 3111. That is, if the count value is counted up every reception of a symbol while the frame head position is detected, the count value is ' updated to an initial value (for example, 0) . Then, the symbol received at present is judged from the count value, and SP arrangement information specifying the arrangement pattern related to which carrier the SP signals are arranged in the symbol to be outputted to the SP signal extraction circuit 3115. For example, when the top (the uppermost in the figure) symbol is specified by the count value in FIG.
• an arrangement pattern expressing that the SP signals are arranged in the carriers of frequencies fo, fi 2 , f 24 - is generated and outputted as the SP arrangement information.
• I, Q information read circuit 3113 reads and outputs the I, Q component values ( (Xi, Yi) to (X N , Y N ) ) of each reference SP signal specified by the SP signal information inputted from the SP counter circuit 3112 from the I, Q information table 3114.
• the I, Q information table 3114 is a data table stored in a memory (not shown) provided in the SP signal error calculation unit 311, and stores the position of each reference SP signal, i.e., I, Q component values (X Y) . To put it concretely, in the present embodiment, two kinds of values of (+4/3, 0) and (-4/3, 0) are stored.
• the SP signal extraction circuit 3115 extracts and outputs the specified I, Q component values ( (xi, yi) to (x n , y n ) ) of each SP signal (received SP signal) among the frequency signal inputted from the FFT 132 in accordance with the arrangement pattern specified by the SP arrangement information inputted form the SP counter circuit 3112.
• the error calculation circuit 3116 includes subtracters 3116a and 3116b, multipliers 3116c and 3116d, and an adder 3116e. A sum of squares of the difference between the received SP signal and the reference SP signal of each signal in each symbol is obtained for every symbol, and the obtained sum of squares is outputted as the SP signal error.
• the subtracter 3116a subtracts the I component value X of the reference SP signal inputted from the I, Q information read circuit 3113 from the I component value x of the received SP signal inputted from the SP signal extraction circuit 3115, and outputs the subtraction result.
• the multiplier 3116c squares the value (x - X) inputted from the subtracter 3116a, and outputs the squared value.
• the subtracter 3116b subtracts the Q component value Y of the reference SP signal inputted from the I, Q information read circuit 3113 from the Q component value y of the received SP signal inputted from the SP signal extraction circuit 3115, and outputs the subtraction result.
• the multiplier 3116d squares the value (y - Y) inputted from the subtracter 3116b, and outputs the squared value.
• the adder 3116e adds the value (x - X) 2 outputted from the multiplier 3116c and the value (y - Y) 2 outputted from the multiplier 3116d, and outputs the addition result.
• the error summarization circuit 3117 adds all of the values outputted from the error calculation circuit 3116, and divides the added value by the number N of the SP signals per symbol to calculate the SP signal error per symbol.
• the value outputted from the error summarization circuit 3117 is the X ⁇ SP signal error" per symbol which the SP signal error calculation circuit 3116 calculates.
• the AGC voltage calculation unit 312 determines the AGC voltage of each of the AGC s 122 and 126 based on the "SP signal error" calculated by the SP signal error calculation unit 311. To put it concretely, the AGC voltage calculation unit 312 obtains a changed value from the SP signal error calculated at the last time (hereinafter referred to as "the last time error") to the SP signal error calculated this time (hereinafter referred to as a "this time error”) , and determines the increase or decrease value of the first and the second AGC voltages based on the obtained changed value.
• the first AGC voltage is a voltage for performing the amplification degree control of the AGC 122
• the second AGC voltage is a voltage for performing the amplification degree adjustment of the AGC 126.
• the increase or decrease value of the first AGC voltage determined by the AGC voltage calculation unit 312 is inputted into the AGC voltage control unit 313, and the first AGC voltage is determined.
• the increase or decrease value of the second AGC voltage is inputted into the AGC voltage control unit 314, and the second AGC voltage is determined.
• the AGC voltage control unit 313 outputs a control signal for controlling the first AGC voltage of the AGC 122
• the AGC voltage control unit 314 outputs a control signal for controlling the second AGC voltage of the AGC 126.
• FIG. 12 is a flowchart for illustrating the flow of the circuit operation of the AGC voltage calculation unit 312.
• the AGC voltage calculation unit 312 stores "0" in the memory (not shown) provided in the AGC voltage calculation unit 312 as the last time error, and sets the flag F indicating having performed the processing of an increase or a decrease of the AGC voltage to "1" (Step S60) .
• the AGC voltage calculation unit 312 judges whether the inputted value, namely the this time error, is "0" or not.
• the AGC voltage calculation unit 312 outputs an instruction signal instructing to set the increase or decrease of the AGC voltage to "0", namely to keep the AGC voltage as it is, and sets the flag F to "1" (Step S62) .
• Step S61 when the tins time error is not "0" (Step S61; No), the AGC voltage calculation unit 312 calculates an error changed value by subtracting the last time error from the this time error (Step S63) , and judges whether the error changed value is larger than "0" or not.
• Step S64: Yes the AGC voltage calculation unit 312 judges the value of the flag F.
• the value of the flag F is "1" which indicates that an instruction signal instructing to increase the AGC voltage has been issued at the last time
• the AGC voltage calculation unit 312 outputs an instruction signal instructing to decease the AGC voltage by the
• Step S66 the AGC voltage calculation unit 312 sets the flag F to ⁇ 0", which indicates that an instruction signal instructing to decrease the AGC voltage has been issued (Step S67), and the processing proceeds to Step S71 after that.
• Step S65 when the value of the flag F is not w l", namely when it is "0", which indicates that the instruction signal instructing to decrease the AGC voltage last time has been issued, (Step S65; No) , the AGC voltage calculation unit 312 outputs an instruction signal to increase the AGC voltage by a predetermined value (Step S69) . Then, the AGC voltage calculation unit 312 sets the flag F to "1", which indicates that the instruction signal instructing to increase the AGC voltage has been issued, and then the processing proceeds to Step S71 after that.
• Step S64; No when the error changed value is not larger than "0", namely it is smaller than "0" (Step S64; No), the AGC voltage calculation unit 312 judges the value of the flag F.
• the AGC voltage calculation unit 312 outputs an instruction signal instructing to increase the AGC voltage by the predetermined ⁇ (Step S69) , and sets the flag F to "1".
• the processing proceeds to Step S71 after that.
• the flag F is not "1", namely when the flag F is "0" (Step S68; No)
• the AGC voltage calculation unit 312 outputs an instruction signal instructing to decrease the AGC
• Step S66 sets the flag F to X ⁇ 0" (Step S67) . After that, the processing proceeds to Step S71.
• Step S71 the AGC voltage calculation unit 312 updates the this time error as the last time error (Step S71) , and the processing of the AGC voltage calculation unit 312 returns to Step S ⁇ l after that.
• the transition of the C/N value when the AGC voltage control has been performed in the way described above is described with reference to FIG. 13.
• the figure is a graph showing an example of the "AGC voltage-SP signal error" characteristic.
• FIG. 16 shows an example of the characteristic of the C/N value to the AGC voltage.
• the C/N value and the SP signal error to the reception grade that is, the increase of the C/N value expresses the improvement of the reception grade, and the decrease of the C/N value expresses the degradation of the reception grade.
• the increase of the SP signal error expresses the increase of noises, namely the degradation of the reception grade
• the decrease of the SP signal error expresses the decrease of the noises, namely the improvement of the reception grade.
• the SP signal error is an error (1) when the AGC voltage is Wl [ V]
• the SP signal error is error (2) when the AGC voltage is W2 [ V] . Then, when the AGC voltage is increased from Wl [ V] to W2 [ V]
• Step S71 the error (2), which is the this time error, is smaller than the error (1) , which is the last time error, (error (2) ⁇ error (1) ) , the error changed value becomes a negative value (Step S64; No), and the flag F is "1", which indicates that the AGC voltage has been increased (Step S68; Yes) . Consequently, it is judged that the error became smaller, namely, it is judged that the C/N value has been improved, and then the AGC voltage is further increased by ⁇ to be W3 [ V] (Step S69) . Then, the error (2) is set as the last time error (Step S71) .
• Step S66 the error (3) is set as the last time error (Step S71) .
• the AGC voltage is controlled in order that the SP signal error may become the smallest, namely in order that the C/N value may become the highest (the best) value. Consequently, an always high C/N value is secured.
• the signal outputted from the demodulator circuit unit 31 becomes a stable signal with little noises, and consequently the demodulation processing is performed accurately.
• a stable signal is outputted from the terrestrial digital television broadcast reception apparatus 3. Therefore, the circuit performance and the reliability of the terrestrial digital television broadcast reception apparatus ' 3 can be improved.
• the SP signal error which is a kind of a synchronization signal
• the reception grade is realizable similarly.
• the average value of the difference between the reference SP signal and the received SP signal is used as the ⁇ SP signal- error" to all of the SP signals in one symbol, (1) in stead of all of the SP signals, some of them (for example, the careers near the center of the symbol and the careers of the latter half portion, and the like) may be used; (2) an average value about several symbols in the past including the present symbol may be used; and (3) in stead of the average value, the total of the difference about each SP signal may be used.
• modulation system although the case of a BPSK system has been described, similarly other modulation systems such as a quadrature phase shift keying (QPSK) system, a l ⁇ -quadrature amplitude modulation (QAM) system and a 64- QAM system may be applicable.
• QPSK quadrature phase shift keying
• QAM quadrature amplitude modulation
• 64- QAM 64- QAM
• a bit error rate may be used as another reception grade.
• the block diagram of a terrestrial digital television broadcast reception apparatus 4 using the BER as the reception grade is shown in FIG. 14 as a modified example of the third embodiment. Incidentally, in this figure, the same reference marks are attached to the same configuration elements as those of each embodiment described above (see FIGS. 1, 4 and 7) .
• a terrestrial digital television broadcast reception apparatus 4 is configured to be provided with the antenna 11, the tuner unit 12 and a demodulator circuit unit 41.
• the demodulator circuit unit 41 is composed of the ADC 131, the FFT 132, the transmission path equivalent unit 133, the demodulation unit 134, the error correction unit 135, a BER calculation unit 141, an AGC voltage calculation unit 142, and AGC voltage control units 143 and 144 .
• the BER calculation unit 141 calculates a BER as the reception grade of a signal (frequency signal) inputted from the FFT 132.
• the AGC voltage calculation unit 142 determines the increase or decrease values of the first AGC voltage and the second AGC voltage based on the BER calculated by the BER calculation unit 141 similarly in the AGC voltage calculation unit 136 of the first embodiment described above. That is, the AGC voltage calculation unit 142 obtains a changed value from the BER (last time BER) calculated by the BER calculation unit 141 at the last time to the BER (this time BER) calculated at this time, and determines the increase or decrease values of the first AGC voltage and the second AGC voltage based on the changed value.
• the AGC voltage control unit 143 outputs a control signal for controlling the amplification degree of the first AGC voltage of the AGC 122 based on the increase or decrease value of the first AGC voltage determined by the AGC voltage calculation unit 142
• the AGC voltage control unit 144 outputs a control signal for controlling the amplification degree of the second AGC voltage of the AGC 126 based on the increase or decrease value of the second AGC voltage determined by the AGC voltage calculation unit 142.
• the AGC voltage calculation unit 137 determines the increase or decrease values of the AGC voltages to the AGC s 122 and 126 based on the change C/N value calculated by the C/N calculation unit 136 in the first embodiment described above, as shown in FIG.
• the AGC voltage calculation unit 137 may determine the increase or decrease value of the AGC voltage to the AGC 126 on one side, and may output the determined voltage to the AGC voltage control unit 139, which outputs the control signal for controlling the AGC voltage of the AGC 126.
• the AGC 122 is recursively controlled by the control signal from an AGC control unit 911 according to the level of the output signal from the BPF 123 or the like.
• the block diagram of the terrestrial digital television broadcast reception apparatus 5 as a modified example of the first embodiment described above is shown in FIG. 15.
• the AGC voltage calculation unit 312 is configured to determine the increase or decrease values of the AGC voltages to the AGC s 122 and 126 based on the change of the SP signal error calculated by the SP signal error calculation unit 311, but, although it is not shown, the AGC voltage calculation unit 312 may determine the increase or decrease value of the AGC voltage to the AGC 126 on one side, and may output the determined voltage to the AGC voltage control unit 314.
• the AGC 122 is recursively controlled by the control signal from the AGC control unit 911 according to the level of the output signal from the BPF 123 or the like.

Landscapes

• Engineering & Computer Science (AREA)
• Computer Networks & Wireless Communication (AREA)
• Signal Processing (AREA)
• Circuits Of Receivers In General (AREA)
• Control Of Amplification And Gain Control (AREA)

Priority Applications (1)

Applications Claiming Priority (4)

Publications (1)

Family

ID=34972961

Family Applications (1)

Country Status (5)

Cited By (1)

Families Citing this family (8)

Citations (4)

Family Cites Families (1)

• 2005
  • 2005-03-15 JP JP2005073106A patent/JP4120650B2/ja not_active Expired - Fee Related
  • 2005-07-22 EP EP05767277A patent/EP1665610B1/en not_active Expired - Fee Related
  • 2005-07-22 KR KR1020067006079A patent/KR100857368B1/ko not_active IP Right Cessation
  • 2005-07-22 WO PCT/JP2005/013903 patent/WO2006013786A1/en active Application Filing
  • 2005-07-27 US US11/190,549 patent/US20060030284A1/en not_active Abandoned

Patent Citations (4)

Also Published As

Similar Documents

Legal Events