WO2006010294A1 - Dispositif d'affichage a cristaux liquides - Google Patents

Dispositif d'affichage a cristaux liquides Download PDF

Info

Publication number
WO2006010294A1
WO2006010294A1 PCT/CN2004/000865 CN2004000865W WO2006010294A1 WO 2006010294 A1 WO2006010294 A1 WO 2006010294A1 CN 2004000865 W CN2004000865 W CN 2004000865W WO 2006010294 A1 WO2006010294 A1 WO 2006010294A1
Authority
WO
WIPO (PCT)
Prior art keywords
pixel
liquid crystal
crystal display
electrode
display device
Prior art date
Application number
PCT/CN2004/000865
Other languages
English (en)
Chinese (zh)
Inventor
Zhenyu Liu
Original Assignee
Quanta Display Inc.
Quanta Display Japan Inc.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Quanta Display Inc., Quanta Display Japan Inc. filed Critical Quanta Display Inc.
Priority to PCT/CN2004/000865 priority Critical patent/WO2006010294A1/fr
Publication of WO2006010294A1 publication Critical patent/WO2006010294A1/fr

Links

Classifications

    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333Constructional arrangements; Manufacturing methods
    • G02F1/1343Electrodes
    • G02F1/134309Electrodes characterised by their geometrical arrangement
    • G02F1/134363Electrodes characterised by their geometrical arrangement for applying an electric field parallel to the substrate, i.e. in-plane switching [IPS]
    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F2201/00Constructional arrangements not provided for in groups G02F1/00 - G02F7/00
    • G02F2201/12Constructional arrangements not provided for in groups G02F1/00 - G02F7/00 electrode
    • G02F2201/124Constructional arrangements not provided for in groups G02F1/00 - G02F7/00 electrode interdigital

Definitions

  • the present invention relates to a liquid crystal display device. Background technique
  • a typical liquid crystal display utilizes the optical anisotropy and polarization properties of liquid crystal molecules.
  • Liquid crystal molecules have a clear orientation grade due to their thin and long shape alignment.
  • the alignment direction of the liquid crystal molecules can be controlled by applying an electric field to the liquid crystal molecules. In other words, when the direction of the electric field is changed, the arrangement of the liquid crystal molecules also changes. Since the incident light is refracted to the orientation of the liquid crystal molecules due to the optical anisotropy of the aligned liquid crystal molecules, image data can be displayed.
  • liquid crystal molecules are arranged by applying an electric field perpendicularly, and have the advantages of high transparency and high aperture ratio.
  • the shortcoming of the liquid crystal display in which liquid crystal molecules are aligned by applying an electric field vertically is narrow. In order to overcome the shortcomings of this narrow viewing angle, coplanar switching has been developed.
  • IPS In-plane switching, IPS liquid crystal display panel.
  • the IPS LCD panel applies an electric field parallel to the substrate that is different from a twisted nematic (TN) or super twisted nematic (STN) LCD panel.
  • TN twisted nematic
  • STN super twisted nematic
  • These IPS LCDs use a lateral electric field because the pixel electrode and the common electrode are formed on the same substrate.
  • Such IPS LCD devices have the advantages of wide viewing angle and low color dispersion.
  • An In-Plane Switching Mode (IPS) liquid crystal display device generally includes upper and lower substrates that are parallel to each other and separated from each other, and liquid crystal sandwiched between the upper and lower substrates.
  • a pixel electrode and a common electrode which are parallel to each other and are separated from each other are provided on the lower substrate.
  • the long axis direction of the liquid crystal is twisted and arranged by the transverse electric field between the pixel electrode and the common electrode.
  • IPS In-Plane Switching Mode
  • the LCD uses a non-transparent metal as a counter electrode and a pixel electrode, as described in US Patent Publication No. US 2002-0158994.
  • the pixel area structure of the liquid crystal display disclosed in this patent is as shown in FIG.
  • the portion includes a drain line A, a gate line M, a common electrode B, a pixel electrode (drain layer) F, a counter electrode (ITO) C, a pixel electrode (ITO) D, and A thin film transistor (TFT) disposed at the intersection of the source electrode K, the drain electrode ⁇ , and the semiconductor layer L.
  • a contact hole of the pixel electrode (drain layer) F, a contact hole E of the pixel electrode (ITO) D, and a contact hole I of the drain line A are also included.
  • a pixel electrode in the middle of the Pixel region is composed of an opaque conductive metal, which is easy to cause a decrease in aperture ratio, thereby affecting luminance performance.
  • the main object of the present invention is to provide a liquid crystal display device in which the counter electrode and the pixel electrode are both made of a transparent conductive material, which can effectively increase the panel aperture ratio, and reduce the mutual influence between the electrodes by using a planarization insulating layer. .
  • Another object of the present invention is to provide a liquid crystal display device in which the counter electrode and the pixel electrode are disposed on the same substrate, which can reduce the influence of the vertical electric field on the liquid crystal, and has a large margin for the alignment accuracy of the manufacturing process.
  • Another object of the present invention is to provide a liquid crystal display device in which a planarization insulating layer is added in a pixel design, and in addition to increasing the surface planarization effect, the influence of the power line caused by the bottom metal line on the liquid crystal can be indirectly reduced.
  • a liquid crystal display device mainly includes a substrate, a gate line and a signal line defining a pixel region on the substrate, a thin film transistor on a portion intersecting the gate line and the signal line, and a common line, protection a layer, a planarization insulating layer over the protective layer, and a plurality of pixel electrodes and a plurality of counter electrodes over the planarization insulating layer; wherein the pixel electrode and the start and end points of the counter electrode are located on the same side of the pixel region, and the The material of the pixel electrode and the counter electrode are transparent conductive materials.
  • 1 is a schematic plan view of a known pixel region
  • FIG. 2 is a plan view showing a pixel area in accordance with an embodiment of the present invention
  • FIG. 3 is a cross-sectional view taken along line AA' of the liquid crystal display device of the present invention of FIG. 2
  • the present invention provides a liquid crystal display device including a substrate, a gate line and a signal line defining a pixel region on the substrate, and a gate line and a signal line.
  • the pixel electrode and the start and end points of the counter electrode Located on the same side of the pixel region, the pixel electrode and the counter electrode are made of any transparent conductive material selected from the group consisting of indium tin oxide (IT0) and indium zinc oxide (IZ0), whereby the gate line and the signal are
  • I0 indium tin oxide
  • IZ0 indium zinc oxide
  • the pixel electrodes and the fork electrodes extending into the pixel region are juxtaposed with each other, and are horizontally arranged in parallel with the signal line to achieve a wide viewing angle effect of the panel.
  • the flat is placed above the protective layer
  • the canned insulating layer can increase the surface flatness and reduce the alignment abnormality caused by the poor flatness of the liquid crystal, and further increase the brightness.
  • the counter electrode and the pixel electrode may be arranged in a "Z" zigzag arrangement or a linear arrangement or any other arrangement as long as a transverse electric field can be generated therebetween, and only the multi-region liquid crystal alignment is generated. In terms of reducing the color shift, it is preferably arranged in a "Z" shape.
  • FIG. 2 is a plan view showing a specific embodiment of a liquid crystal display device according to the present invention
  • FIG. 3 is a schematic cross-sectional view of the liquid crystal display device of the present invention taken along line AA' of FIG. 2
  • the liquid crystal display device of the present invention includes a substrate 1, a common line 2 disposed on the substrate 1, a protective layer 3, a planarization layer 4 over the protective layer 3, and a plurality of layers above the protective layer.
  • the pixel electrode 5 and the plurality of counter electrodes 6, and the thin film transistor 16 on the intersection of the gate line 7 and the signal line 9.
  • a gate line 7, 7' is disposed on the substrate 1, and the insulating layer 8 is over the gate lines 7, 7' and the common line 2.
  • the gate line 7, 7' is overlaid with an insulating layer 8, which is overlaid with an amorphous silicon layer 14 and a doped amorphous silicon layer 15.
  • the doped amorphous silicon layer 15 is divided by the protective layer 3 and divided into two parts.
  • the source 10 and the drain 11 are symmetrical to the gate line 7 and are respectively placed in two portions of the doped amorphous silicon layer 15.
  • the first signal line 9 and the second signal line 9' are horizontally and parallel to each other and disposed above the insulating layer 8 and disposed on opposite sides of the pixel region, and the second signal line 9' is connected to the source 10.
  • the gate lines 7, 7' intersect with the first and second signal lines 9, 9' to define a pixel area.
  • the drain electrode 11 is connected to the pixel electrode 5 via the contact hole 12, and the common line 2 is connected to the counter electrode 6 via the contact hole 13.
  • the counter electrode 6 and the pixel electrode 5 may be arranged in a zigzag manner.
  • the start and end points of the pixel electrode 5 and the counter electrode 6 are all on the same side of the pixel region, and the counter electrode 6 surrounds the fork-shaped counter electrode portion in the pixel region, and is surrounded by a " ⁇ " font.
  • the periphery of the pixel area is a transparent conductive material, and for example, indium-tin oxide (IT0) or indium-zinc oxide (IZ0) can be used, whereby a better transmittance can be obtained.
  • I0 indium-tin oxide
  • IZ0 indium-zinc oxide
  • the fork electrodes extending from the pixel electrode 5 and the counter electrode 6 into the pixel region are juxtaposed and arranged horizontally at a distance and parallel to the signal line.
  • a planarization insulating layer 4 is added to the protective layer 3, and the pixel electrode 5 and the counter electrode 6 are provided thereon. Since the planarization insulating layer 4 can reduce the phenomenon of alignment abnormality of the liquid crystal due to poor surface flatness, and because the planarization insulating layer 4 itself is insulated, the power line induced by the bottom metal line can be indirectly reduced. Impact.
  • the common line 2 is composed of an opaque metal layer which is disposed on one side of the pixel region and is adjacent to the signal line 9 (when the common line is arranged in the lateral direction) or the gate line 7 (as shown in FIG. 2). If the common line is arranged vertically, does not divide or cross the pixel area (pixel transmissive area) and makes the light transmissive area of the entire pixel area a complete large area. In this way, the aperture ratio can be further increased, and the effect of luminance can be increased.
  • the opaque metal layer may be formed of, for example, an opaque conductive metal selected from the group consisting of aluminum (Al), aluminum-niobium alloy (AlNd), tungsten (W), and molybdenum (Mo).
  • the portion of the counter electrode 6 adjacent to the signal line 9, 9' may overlap or not overlap with the signal line 9, 9'.
  • the portion of the pixel region adjacent to the signal line 9, 9' in the pixel region does not overlap any of the signal lines 9.
  • the generated lateral electric field can further increase the aperture ratio of the pixel region.
  • FIG. 4 shows a specific embodiment of another liquid crystal display device of the present invention, which includes a substrate 1. a common line 2 disposed on the substrate 1, a protective layer 3, a planarization layer 4 over the protective layer 3, a plurality of pixel electrodes 5 and a plurality of counter electrodes 6 above the protective layer, and a gate line 7 and a signal line 9 Thin film transistor 16 on the intersection portion.
  • a gate line 7, V is disposed on the substrate 1, and the insulating layer 8 is over the gate lines 7, 7' and the common line 2.
  • the gate line 7, 7' is overlaid with an insulating layer 8, which is overlaid with an amorphous silicon layer 14 and a doped amorphous silicon layer 15.
  • the doped amorphous silicon layer 15 is divided by the protective layer 3 and divided into two parts.
  • the source 10 and the drain 11 are symmetrical to the gate line 7 and are respectively placed in two portions of the doped amorphous silicon layer 15.
  • the first signal line 9 and the second signal line 9' are horizontally and parallel to each other and disposed above the insulating layer 8 and disposed on opposite sides of the pixel region, and the second signal line 9' is connected to the source 10.
  • the gate line 7, 7' intersects the first and second signal lines 9, 9' to define a pixel region.
  • the drain electrode 11 is connected to the pixel electrode 5 via the contact hole 12, and the common line 2 is connected to the counter electrode 6 via the contact hole 13.
  • the counter electrode 6 and the pixel electrode 5 are arranged in a line. And wherein the start and end points of the pixel electrode 5 and the counter electrode 6 are on the same side of the pixel region, and the counter electrode 6 is surrounded by a fork-shaped counter electrode portion extending into the pixel region. The periphery of the pixel area.
  • the material of the pixel electrode 5 and the counter electrode 6 are all transparent conductive materials.
  • the pixel electrodes 5 and the counter electrode 6 extend into the pixel region, and the fork electrodes are juxtaposed at a separation distance and horizontally arranged in parallel with the signal line. Further, in order to improve the surface flatness, the planarization insulating layer 4 is added to the protective layer 3, and the pixel electrode 5 and the counter electrode 6 are provided thereon.
  • the common line 2 is formed of an opaque metal layer which is disposed on one side of the pixel region and is adjacent to the signal line 9 (when the common line is laterally arranged) or the gate line 7 (as shown in FIG. 2). It is shown that if the common line is arranged vertically, the pixel area is not divided or crossed (the pixel light transmission area) and the light transmission area of the entire pixel area is a complete large area. In this way, the opening can be further increased Rate, while increasing the effect of brightness.
  • the opaque metal layer may be formed of, for example, an opaque conductive metal selected from the group consisting of aluminum (Al), aluminum-niobium alloy (AlNd), tungsten (W), and molybdenum (Mo).

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Liquid Crystal (AREA)
  • Geometry (AREA)
  • Mathematical Physics (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • General Physics & Mathematics (AREA)
  • Optics & Photonics (AREA)

Abstract

La présente invention concerne un dispositif d'affichage à cristaux liquides. Ledit dispositif comprend principalement un substrat, une ligne commune, une ligne de grille, un transistor à couches minces, une ligne de signal, une couche protectrice, une couche isolante aplatie présente sur la couche de protection, ainsi qu'une pluralité d'électrodes de pixels et une pluralité de contre-électrodes présentes sur la couche isolante aplatie ; le début et la fin des électrodes de pixels et des contre-électrodes étant du même côté de la région de pixels définie par la ligne de grille et la ligne de signal. Les électrodes de pixels et les contre-électrode sont toutes constituées d'un matériau conducteur transparent, ce qui permet un meilleur taux de pénétration. L'électrode de pixels et la contre-électrode se croisent et sont horizontales dans une direction parallèle à la ligne de signal, ce qui permet d'obtenir un effet grand angle de vision.
PCT/CN2004/000865 2004-07-26 2004-07-26 Dispositif d'affichage a cristaux liquides WO2006010294A1 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
PCT/CN2004/000865 WO2006010294A1 (fr) 2004-07-26 2004-07-26 Dispositif d'affichage a cristaux liquides

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/CN2004/000865 WO2006010294A1 (fr) 2004-07-26 2004-07-26 Dispositif d'affichage a cristaux liquides

Publications (1)

Publication Number Publication Date
WO2006010294A1 true WO2006010294A1 (fr) 2006-02-02

Family

ID=35785886

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2004/000865 WO2006010294A1 (fr) 2004-07-26 2004-07-26 Dispositif d'affichage a cristaux liquides

Country Status (1)

Country Link
WO (1) WO2006010294A1 (fr)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10987352B2 (en) 2009-03-17 2021-04-27 Nicox Ophthalmics, Inc Ophthalmic formulations of cetirizine and methods of use

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH10240164A (ja) * 1997-03-03 1998-09-11 Toshiba Corp 駆動回路一体型表示装置
US20010005252A1 (en) * 1999-12-22 2001-06-28 Lee Kyung Ha In plane switching mode liquid crystal display device and method for manufacturing the same
KR20010109001A (ko) * 2000-06-01 2001-12-08 주식회사 현대 디스플레이 테크놀로지 프린지 필드 구동 액정 표시 장치
CN1369730A (zh) * 2001-01-29 2002-09-18 株式会社日立制作所 液晶显示装置

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH10240164A (ja) * 1997-03-03 1998-09-11 Toshiba Corp 駆動回路一体型表示装置
US20010005252A1 (en) * 1999-12-22 2001-06-28 Lee Kyung Ha In plane switching mode liquid crystal display device and method for manufacturing the same
KR20010109001A (ko) * 2000-06-01 2001-12-08 주식회사 현대 디스플레이 테크놀로지 프린지 필드 구동 액정 표시 장치
CN1369730A (zh) * 2001-01-29 2002-09-18 株式会社日立制作所 液晶显示装置

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10987352B2 (en) 2009-03-17 2021-04-27 Nicox Ophthalmics, Inc Ophthalmic formulations of cetirizine and methods of use

Similar Documents

Publication Publication Date Title
JP4809406B2 (ja) 液晶ディスプレイ装置
US6856371B2 (en) In plane fringe field switching mode LCD realizing high screen quality
JP4308128B2 (ja) 薄膜トランジスタアレイ基板及びその製造方法
WO2014103911A1 (fr) Affichage à cristaux liquides
WO2013001980A1 (fr) Panneau d'affichage à cristaux liquides et dispositif d'affichage à cristaux liquides
JP5127485B2 (ja) 液晶表示装置
KR20080071001A (ko) 액정 표시 패널 및 이의 제조 방법
KR20090089098A (ko) 액정 표시 장치
US20150146125A1 (en) Liquid crystal display panel, liquid crystal display apparatus, and thin film transistor array substrate
JP2009186869A (ja) 液晶表示装置
KR101420428B1 (ko) 액정표시장치 및 그 제조방법
KR20070067773A (ko) 액정 표시 장치
KR20120130582A (ko) 프린지 필드 스위칭 모드 액정표시장치용 어레이 기판
US8675157B2 (en) Thin-film transistor display panel and liquid crystal display including the same
TW594350B (en) Liquid crystal display device
KR101007206B1 (ko) 프린지 필드 스위칭 모드 액정표시장치 및 그 제조방법
KR101897744B1 (ko) 횡전계형 액정표시장치
KR101296621B1 (ko) 액정표시소자 및 그 제조방법
KR20090054194A (ko) 횡전계 방식 액정표시장치 및 그 제조방법
KR101189143B1 (ko) 횡전계형 액정표시장치
KR102100263B1 (ko) 횡전계형 액정표시장치용 어레이 기판
JP5246758B2 (ja) 液晶表示パネル
KR101001948B1 (ko) 다중 도메인 액정 표시 장치
KR20070071514A (ko) Ips 모드 액정표시소자
KR20110069401A (ko) 프린지 필드 스위칭 모드 액정표시장치용 어레이 기판

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): BW GH GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase