WO2003079540A2 - Anordnung zur reduzierung von nichtlinearen verzerrungen bei einem verstärkerstufen-ausgangssignal einer verstärkerstufe - Google Patents
Anordnung zur reduzierung von nichtlinearen verzerrungen bei einem verstärkerstufen-ausgangssignal einer verstärkerstufe Download PDFInfo
- Publication number
- WO2003079540A2 WO2003079540A2 PCT/DE2003/000643 DE0300643W WO03079540A2 WO 2003079540 A2 WO2003079540 A2 WO 2003079540A2 DE 0300643 W DE0300643 W DE 0300643W WO 03079540 A2 WO03079540 A2 WO 03079540A2
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- amplifier
- output signal
- amplifier stage
- adder
- error signal
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/32—Modifications of amplifiers to reduce non-linear distortion
- H03F1/3223—Modifications of amplifiers to reduce non-linear distortion using feed-forward
- H03F1/3229—Modifications of amplifiers to reduce non-linear distortion using feed-forward using a loop for error extraction and another loop for error subtraction
Definitions
- the invention relates to an arrangement for reducing non-linear distortions in an amplifier stage output signal of an amplifier stage.
- amplifier stages are designed according to the so-called “feed-forward principle”.
- an amplifier stage input signal is conducted in a main branch of the amplifier stage via a non-ideal amplifier whose non-linearly distorted output signal is delayed on the one hand to an adder and on the other is led to a secondary branch.
- the amplifier stage input signal is also fed to the secondary branch, where an error signal is obtained from the delayed amplifier stage input signal and from the non-linearly distorted output signal of the amplifier, which is fed to the adder for distortion compensation.
- the adder forms the amplifier stage output signal from the error signal and from the non-linearly distorted output signal of the amplifier, the non-linear distortions of the amplifier being compensated for by the error signal.
- the non-linearly distorted output signal of the amplifier must be delayed within the main branch in accordance with a group delay required for determining the error signal in the secondary branch.
- a delay is generally associated with Realized with the help of a delay line with finite electrical quality.
- the delay line has electrical losses, which in turn deteriorate the efficiency of the amplifier stage.
- the object of the present invention is to improve the efficiency of an amplifier stage designed according to the “feed-forward principle”.
- the design of the amplifier stage according to the invention significantly reduces the manufacturing outlay.
- the amplifier stage can be easily implemented using microstrip technology, and the required volume of the “feed-forward” amplifier stage is reduced.
- the efficiency of the amplifier stage is improved because losses within the main branch are reduced.
- FIG. 2 compares with FIG. 1 a basic circuit diagram of an amplifier stage according to the invention
- FIG. 3 shows a basic circuit diagram of a further amplifier stage according to the invention
- FIG. 4 shows an embodiment for a transmission device provided in the arrangement according to FIG. 3, and FIGS.
- FIG. 7 transmission characteristics of the analog filter shown in FIG. 4.
- FIG. 1 shows a basic circuit diagram of an amplifier stage VSO designed according to the feed-forward principle, according to the prior art.
- An amplifier stage input signal uO reaches the amplifier stage VSO and is connected as an input signal both to a main branch HZ and to a secondary branch NZ of the amplifier stage VSO.
- An amplifier stage output signal u5 is generated by the amplifier stage VSO, the nonlinear distortions of which are reduced with the aid of an error signal fs formed by the secondary branch NZ.
- the main branch HZ includes a first transmission device Hl connected in series, which has an attenuation a1 and a group delay ⁇ l, a non-ideal first amplifier VI with a gain gl, a delay element T1 with a group delay ⁇ 5 and a first adder AD1.
- the secondary branch NZ contains a series circuit comprising a delay element T2 with a group delay ⁇ 2, a second adder AD2 and a third transmission device H3 with an attenuation a4 and a group delay ⁇ .-X.
- the third transmission device H3 is followed by a second amplifier V2 with a gain g4 and a group delay ⁇ .
- the secondary branch also contains a second transmission device H2 in a transverse branch, which is connected on the one hand to the output of the first amplifier VI in the main branch HZ and on the other hand to the second adder AD2.
- the third transmission device H3 and the second amplifier V2 are combined to form a so-called error signal device NP, the output signal of which reaches the first adder AD1 as an error signal fs.
- the device NP thus has a resulting group delay ⁇ res, which is composed of the group delay of the third transmission device H3 and the second amplifier V2.
- the amplifier stage input signal uO reaches the first amplifier VI, assumed to be non-ideal, via the first transmission device H1, whose non-linearly distorted output signal ul has an error component y.
- Group delays caused by the first amplifier VI are also taken into account by the group delta ⁇ l of the first transmission device Hl.
- the non-linearly distorted output signal ul of the first amplifier VI reaches the first adder AD1 on the one hand via the delay element T1 and, on the other hand, negates a second input of the second adder AD2 via the second transmission device H2, the at a first input of the second adder Delay element T2 delayed amplifier stage input signal uO is switched on.
- the input signal u3 of the error signal device NP reaches the second amplifier V2 via the third transmission device H3, the output signal of which is the error signal fs.
- the non-linearly distorted output signal ul of the first amplifier VI is connected to a first input of the first adder AD1, and the error signal fs is connected to a second input of the first adder AD1.
- branches and adders shown here are usually implemented as directional couplers. Phase rotations of the voltages are not considered in detail here.
- the second amplifier V2 Since the second amplifier V2 only amplifies the error component Y, it can be operated linearly, so that through it only negligible nonlinear distortions are generated.
- a filter is possible which, with the same quality Q, also has the aforementioned attenuation A.
- FIG. 2 shows, in comparison with FIG. 1, a basic circuit diagram of an amplifier stage VS1 according to the invention.
- the error signal device NP here contains two series circuits SSI and SS2, each of these series circuits having a third transmission device H31 or H32 and amplifiers V21 or V22 connected downstream of the respective transmission device.
- the resulting group delay ⁇ res of the error signal device NP is formed in such a way that a group delay t5 "occurring between the first amplifier VI and the first adder AD1" is taken into account accordingly.
- the resulting group delay ⁇ res of the error signal device NP in the desired frequency range should be selected negatively.
- the error signal device NP here has a digital filter, the two transmission devices H31 and H32 having coefficients 2 * a4 and ⁇ 4- ⁇ or -a4 and 2 ⁇ 4- ⁇ .
- the output signals of the two amplifiers V21 and V22 are added to the error signal fs with the aid of a further adder, which again reaches the first adder AD1.
- the group delay ⁇ 4 can be set such that a product f 0 ⁇ 4 is an integer, where f 0 here is a center frequency of a working range of the amplifiers V21 and V22.
- f 0 a center frequency of a working range of the amplifiers V21 and V22.
- U 5 a x g ⁇ x + y [l-2exp (-j2 ⁇ ⁇ f ⁇ ) + exp (-j2 ⁇ ⁇ f 2 ⁇ 4 )]
- the negative group delay times are selected in the third transmission devices such that the resulting group delay ⁇ res of the error signal
- FIG. 3 shows a basic circuit diagram of a further amplifier stage VS2 according to the invention.
- the error signal device NP here consists only of a series circuit with a third transmission device H33 and a second amplifier V23.
- the third transmission device H33 is formed, for example, by a passive filter with a negative group delay.
- the output signal of the second amplifier in turn reaches the first adder AD1 as an error signal fs.
- the third transmission device H33 which is designed as a filter, transmits only low high-frequency powers, the insertion loss of the filter is neglected.
- FIG. 4 shows an exemplary embodiment of the third transmission device H33 provided in the arrangement according to FIG. 3, which is designed as an analog filter with a negative group delay.
- 5 to 7 show transmission characteristics of the analog filter shown in FIG.
- FIG. 5 shows a frequency-dependent transmission characteristic in which frequencies in GHz are plotted on the x-axis and amplitude values in “dB” are plotted on the y-axis.
Landscapes
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Amplifiers (AREA)
Abstract
Description
Claims
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
AU2003223841A AU2003223841A1 (en) | 2002-03-15 | 2003-02-27 | Arrangement for reducing non-linear distortions in an output signal of an amplifier stage |
EP03720137A EP1485994A2 (de) | 2002-03-15 | 2003-02-27 | Anordnung zur reduzierung von nichtlinearen verzerrungen bei einem verstärkerstufen-ausgangssignal einer verstärkerstufe |
JP2003577416A JP2005521285A (ja) | 2002-03-15 | 2003-02-27 | 増幅段の増幅段出力信号における非線形の歪みを低減する装置 |
US10/507,849 US7170346B2 (en) | 2002-03-15 | 2003-02-27 | Arrangement for reducing non-linear distortions in an output signal of an amplifier stage |
MXPA04008981A MXPA04008981A (es) | 2002-03-15 | 2003-02-27 | Arreglo para producir las distorsiones no lineales en una senal de salida de una etapa de amplificacion. |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP02006023.2 | 2002-03-15 | ||
DE10211537.0 | 2002-03-15 | ||
EP02006023A EP1345318A1 (de) | 2002-03-15 | 2002-03-15 | Anordnung zur Reduzierung von nichtlinearen Verzerrungen bei einem Ausgangssignal einer Verstärkerstufe |
DE2002111537 DE10211537C1 (de) | 2002-03-15 | 2002-03-15 | Anordnung zur Reduzierung von nichtlinearen Verzerrungen bei einem Verstärkerstufen-Ausgangssignal einer Verstärkerstufe |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2003079540A2 true WO2003079540A2 (de) | 2003-09-25 |
WO2003079540A3 WO2003079540A3 (de) | 2003-11-20 |
Family
ID=28042834
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/DE2003/000643 WO2003079540A2 (de) | 2002-03-15 | 2003-02-27 | Anordnung zur reduzierung von nichtlinearen verzerrungen bei einem verstärkerstufen-ausgangssignal einer verstärkerstufe |
Country Status (7)
Country | Link |
---|---|
US (1) | US7170346B2 (de) |
EP (1) | EP1485994A2 (de) |
JP (1) | JP2005521285A (de) |
CN (1) | CN1643781A (de) |
AU (1) | AU2003223841A1 (de) |
MX (1) | MXPA04008981A (de) |
WO (1) | WO2003079540A2 (de) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2007088617A (ja) * | 2005-09-20 | 2007-04-05 | Mitsubishi Electric Corp | フィードフォワード増幅器 |
WO2012050257A2 (en) * | 2010-10-11 | 2012-04-19 | Sewon Teletech, Inc. | Feedforward linear power amplifier with negative group delay circuit |
WO2014140947A1 (en) * | 2013-03-14 | 2014-09-18 | Telefonaktiebolaget L M Ericsson (Publ) | Feed-forward linearization without phase shifters |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB0110106D0 (en) * | 2001-04-25 | 2001-06-20 | Filtronic Plc | Electrical signal preconditioning |
FI20055012A0 (fi) * | 2005-01-07 | 2005-01-07 | Nokia Corp | Lähetyssignaalin leikkaaminen |
JP4896424B2 (ja) * | 2005-04-22 | 2012-03-14 | 株式会社日立国際電気 | 歪補償増幅器 |
JP4896609B2 (ja) * | 2005-07-15 | 2012-03-14 | 三菱電機株式会社 | フィードフォワード増幅器 |
JP2009207031A (ja) * | 2008-02-29 | 2009-09-10 | Hitachi Ltd | 増幅回路 |
US9020065B2 (en) * | 2012-01-16 | 2015-04-28 | Telefonaktiebolaget L M Ericsson (Publ) | Radio frequency digital filter group delay mismatch reduction |
EP2883306B1 (de) * | 2012-08-07 | 2016-06-08 | Telefonaktiebolaget LM Ericsson (publ) | Vorrichtung für negative gruppenverzögerung |
US9306607B2 (en) * | 2013-08-16 | 2016-04-05 | Raytheon Bbn Technologies Corp. | Wideband interference mitigation system with negative group delay and method for wideband interference cancellation |
WO2018160601A1 (en) * | 2017-03-03 | 2018-09-07 | Apsidon, Inc. | Nonlinear signal filtering |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0768752A1 (de) * | 1995-10-13 | 1997-04-16 | AT&T Corp. | Verzerrungsarmes Leistungsaufteilungsverstärkernetzwerk |
US5986500A (en) * | 1996-12-30 | 1999-11-16 | Samsung Electronics Co., Ltd. | Combined linear power amplifying device and method |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6259320B1 (en) * | 1999-12-27 | 2001-07-10 | Nortel Networks Limited | Error correction within power amplifiers |
-
2003
- 2003-02-27 JP JP2003577416A patent/JP2005521285A/ja active Pending
- 2003-02-27 US US10/507,849 patent/US7170346B2/en not_active Expired - Lifetime
- 2003-02-27 AU AU2003223841A patent/AU2003223841A1/en not_active Abandoned
- 2003-02-27 EP EP03720137A patent/EP1485994A2/de not_active Withdrawn
- 2003-02-27 CN CNA038060752A patent/CN1643781A/zh active Pending
- 2003-02-27 MX MXPA04008981A patent/MXPA04008981A/es active IP Right Grant
- 2003-02-27 WO PCT/DE2003/000643 patent/WO2003079540A2/de active Application Filing
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0768752A1 (de) * | 1995-10-13 | 1997-04-16 | AT&T Corp. | Verzerrungsarmes Leistungsaufteilungsverstärkernetzwerk |
US5986500A (en) * | 1996-12-30 | 1999-11-16 | Samsung Electronics Co., Ltd. | Combined linear power amplifying device and method |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2007088617A (ja) * | 2005-09-20 | 2007-04-05 | Mitsubishi Electric Corp | フィードフォワード増幅器 |
WO2012050257A2 (en) * | 2010-10-11 | 2012-04-19 | Sewon Teletech, Inc. | Feedforward linear power amplifier with negative group delay circuit |
WO2012050257A3 (en) * | 2010-10-11 | 2012-10-26 | Sewon Teletech, Inc. | Feedforward linear power amplifier with negative group delay circuit |
WO2014140947A1 (en) * | 2013-03-14 | 2014-09-18 | Telefonaktiebolaget L M Ericsson (Publ) | Feed-forward linearization without phase shifters |
US9065425B2 (en) | 2013-03-14 | 2015-06-23 | Telefonaktiebolaget L M Ericsson (Publ) | Feed-forward linearization without phase shifters |
Also Published As
Publication number | Publication date |
---|---|
EP1485994A2 (de) | 2004-12-15 |
AU2003223841A1 (en) | 2003-09-29 |
CN1643781A (zh) | 2005-07-20 |
MXPA04008981A (es) | 2004-11-26 |
JP2005521285A (ja) | 2005-07-14 |
US20050127996A1 (en) | 2005-06-16 |
WO2003079540A3 (de) | 2003-11-20 |
US7170346B2 (en) | 2007-01-30 |
AU2003223841A8 (en) | 2003-09-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE2019104C3 (de) | Verstärker für elektrische Signale | |
EP2327150B1 (de) | Vorverzerrungslinearisierer in brückentopologie mit einer equalizerstufe je brückenzweig | |
WO2003079540A2 (de) | Anordnung zur reduzierung von nichtlinearen verzerrungen bei einem verstärkerstufen-ausgangssignal einer verstärkerstufe | |
EP0243898A2 (de) | Schaltung zur Kettenkompensation der Nichtlinearität eines Verstärkers | |
DE4111703C2 (de) | Vorkoppelverstärker und Hochfrequenzverstärker | |
DE2748077C3 (de) | Verzerningskompensationsschaltung | |
EP1296471A2 (de) | Kompensationsanordnung zur adaptiven Entzerrung eines optischen Signals | |
DE2622954C2 (de) | Schaltungsanordnung, die bei der Korrektur von durch Nichtlinearitäten entstandenen Verzerrungen in einem Übertragungssystem anwendbar ist | |
DE2143707A1 (de) | Vorwärts gekoppelte elektromagne tische Signalverstarker | |
DE2837817A1 (de) | Vorspannungsschaltung | |
DE60118087T2 (de) | Hochfrequenzleistungsverstärker | |
DE60217963T2 (de) | Vorwärtskopplungsverstärkungsschaltung | |
DE102014213684A1 (de) | Wirkungsgradoptimierter Hochfrequenzleistungsverstärker | |
EP1500299B1 (de) | Lautsprechersystem | |
US8170093B2 (en) | Equalizing filter circuit | |
DE112004001602T5 (de) | Vorrichtung zum Verarbeiten eines Mehrträgersignals | |
DE2719873A1 (de) | Verzerrungskompensationsschaltung | |
DE10211537C1 (de) | Anordnung zur Reduzierung von nichtlinearen Verzerrungen bei einem Verstärkerstufen-Ausgangssignal einer Verstärkerstufe | |
DE60127814T2 (de) | Analoger reflektierender vorverzerrer für leistungsverstärker | |
EP1345318A1 (de) | Anordnung zur Reduzierung von nichtlinearen Verzerrungen bei einem Ausgangssignal einer Verstärkerstufe | |
DE102019101888B4 (de) | Konfigurierbares mikroakustisches HF-Filter | |
EP1287612B1 (de) | Vorrichtung und verfahren zur vorbehandlung eines unter verwendung eines nichtlinearen verstärkers mit vorgeschaltetem bandpassfilter zu übertragenden signals | |
DE102013209686B3 (de) | Verstärker | |
US6240131B1 (en) | Digitally controlled transmission line equalizer | |
EP0019084A1 (de) | Schaltungsanordnung zur Verminderung der amplitudenabhängigen Verzerrungen in Überlagerungsempfängern |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ OM PH PL PT RO RU SC SD SE SG SK SL TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 2003720137 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2003577416 Country of ref document: JP |
|
WWE | Wipo information: entry into national phase |
Ref document number: PA/a/2004/008981 Country of ref document: MX Ref document number: 10507849 Country of ref document: US Ref document number: 20038060752 Country of ref document: CN |
|
WWP | Wipo information: published in national office |
Ref document number: 2003720137 Country of ref document: EP |