WO2003010785A2 - Commutateur crossbar supraconducteur - Google Patents

Commutateur crossbar supraconducteur Download PDF

Info

Publication number
WO2003010785A2
WO2003010785A2 PCT/US2002/023249 US0223249W WO03010785A2 WO 2003010785 A2 WO2003010785 A2 WO 2003010785A2 US 0223249 W US0223249 W US 0223249W WO 03010785 A2 WO03010785 A2 WO 03010785A2
Authority
WO
WIPO (PCT)
Prior art keywords
switch
superconducting
output
circuit portion
input
Prior art date
Application number
PCT/US2002/023249
Other languages
English (en)
Other versions
WO2003010785A3 (fr
Inventor
Fernand D. Bedard
Original Assignee
Bedard Fernand D
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Bedard Fernand D filed Critical Bedard Fernand D
Priority to AU2002330905A priority Critical patent/AU2002330905A1/en
Priority to JP2003516076A priority patent/JP4083681B2/ja
Publication of WO2003010785A2 publication Critical patent/WO2003010785A2/fr
Publication of WO2003010785A3 publication Critical patent/WO2003010785A3/fr

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
    • H03K17/51—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
    • H03K17/92—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of superconductive devices
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q3/00—Selecting arrangements
    • H04Q3/0004—Selecting arrangements using crossbar selectors in the switching stages
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q3/00—Selecting arrangements
    • H04Q3/42—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker
    • H04Q3/52—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker using static devices in switching stages, e.g. electronic switching arrangements
    • H04Q3/521—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker using static devices in switching stages, e.g. electronic switching arrangements using semiconductors in the switching stages
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q2213/00—Indexing scheme relating to selecting arrangements in general and for multiplex systems
    • H04Q2213/1302—Relay switches
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q2213/00—Indexing scheme relating to selecting arrangements in general and for multiplex systems
    • H04Q2213/1304—Coordinate switches, crossbar, 4/2 with relays, coupling field
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q2213/00—Indexing scheme relating to selecting arrangements in general and for multiplex systems
    • H04Q2213/13305—Transistors, semiconductors in general
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q2213/00—Indexing scheme relating to selecting arrangements in general and for multiplex systems
    • H04Q2213/1334—Configuration within the switch
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q2213/00—Indexing scheme relating to selecting arrangements in general and for multiplex systems
    • H04Q2213/13341—Connections within the switch

Definitions

  • the present invention relates to superconductive switching devices, and in particular to a superconducting crossbar switch for bidirectionally connecting a plurality of inputs with a plurality of outputs.
  • One of the configurations for a massively parallel computing system calls for a large number of processors to be connected to a large shared memory system on an equal access basis.
  • the demands placed upon the interconnection switch are daunting, in terms of complexity, speed, and intelligence.
  • the switch must have a short latency time and must establish the requested connection very quickly, ideally within a small fraction of the processor clock time.
  • the data rate per channel must also be very high. For example, for a 32 bit word machine with a 30 nanosecond clock, a data rate of 10 9 bits/second (i.e., gigabits/second) per processor is required. Once established, the data path must be immune to noise, and crosstalk must be kept to a minimum.
  • the established link must be inviolate during the processor transaction time and releasable very quickly, ideally within a clock cycle. There is a need to inform the processor of successful connection. The time during which two or more processors contend for the same memory port needs to be minimized with fast resolution of these contentions. Finally, data needs to be transferred in both directions.
  • a crossbar which is a switch that allows the requesters equal access at the same level to any output line.
  • Computer systems also need high bandwidth and short access times to carry out data exchange between memory and processors, and among processors.
  • Crossbar switches are well-known in the prior art, as evidenced by U.S. Patent No. 3,539,730 to Imamura. which discloses a crossbar switch used in a two- stage link connection system. Each switch is divided into two parts, in accordance with vertical groups. The parts of the switch are assigned to primary and secondary lattices, respectively, with links between the lattices being formed by " connecting the outgoing lines from the primary lattice of one switch with the secondary lattice of another- switch.
  • polarity switching circuits which utilize Josephson junction devices (e.g., interferometers) and superconducting interconnections coupled to a utilization circuit, including one or more memory cells or logic circuits.
  • Josephson junction devices e.g., interferometers
  • superconducting interconnections coupled to a utilization circuit, including one or more memory cells or logic circuits.
  • Such circuits are disclosed, for example, in U.S. Patent No. 4,210,921 to Fans.
  • the present invention overcomes the above identified drawbacks of the prior switching circuits, as well as others, by providing a modular crossbar switch that is extendable in size, operates under low power with low latency, and detects and resolves conflicts that arise when two or more processors contend for the same memory port.
  • the switch of the present invention is capable of interconnecting N computers or processors with M memories, or other processors or computers where N and M can be of the order of 1000 or more.
  • One embodiment of the present invention is also modular, in that small crossbars can easily be extended to become very large ones, (e.g., 32 x 32 can grow into 1000 x 1000). In addition, if the computer data rate exceeds that of one channel, paralleling of channels is easily performed.
  • the switch is also suitable for general communications network usage, as well.
  • An embodiment of the present invention includes a crossbar switch for connecting a plurality of input devices with a plurality of output devices, and a switching cell having an input, an output, and an apparatus for connecting the output for bi-directionally transmitting data therebetween.
  • the connecting apparatus includes a superconductive device having zero resistance and negligible crosstalk, and a control device to control operation of the connecting apparatus.
  • the connecting apparatus provides a connection for a plurality of processors or functional units to be connected to one another. For example, a configuration of adders, multipliers, and dividers can be switched, such that data can be routed sequentially from one function to another with arbitrary freedom.
  • Another embodiment of the present invention includes a second superconductive device and a second control device to retain and release the operation of the first superconductive device.
  • An additional embodiment of the present invention includes a plurality of inputs, a plurality of outputs, and a plurality of cells arranged in a matrix, with the inputs coupled to one plurality of cells and the outputs connected to another plurality of cells, so as to define a superconducting device matrix.
  • the cells are connected in parallel with the inputs and outputs.
  • each output includes a summing device for summing output voltages or currents of the cells connected therewith, in order to accommodate the inputs and to render the matrix extendable in numbers of inputs and outputs.
  • the summing device may include a summing amplifier or an additional superconductive device.
  • the switching cells include a feedback mechanism connected to the outputs which feeds data to the outputs and acknowledges pulses back to a requestor.
  • retaining and releasing devices for the cells are connected to the outputs and are interconnected and operable to simultaneously retain a selected cell of the plurality of cells, and disable the remaining cells of the plurality of cells, whereby a subsequent query on a disabled cell is inoperative until the selected cell is released.
  • the crossbar also allows multicast or broadcast operation wherein any one input may be connected simultaneously or in arbitrary order to more than one or all of the output ports.
  • a sensing apparatus is connected with each of the outputs for detecting simultaneous queries to cells of the respective groups of cells and for generating to the processors via the cells an indication of conflict from the simultaneous queries as well as resolving these conflicts while preventing further interference.
  • FIG. 1 illustrates a prior art Josephson junction device
  • FIG. 2 is a graph illustrating the operation of the Josephson junction device of FIG. 1;
  • FIG. 3 is a simplified perspective view of a prior art Josephson junction device with a magnetic field control line
  • FIG. 4 shows prior art operation of Josephson junctions in which a resistor is placed between the electrode and the counter-electrode for the device shown in FIG. 1;
  • FIG. 5 is a schematic representation of a prior art Superconducting Quantum Interference Device (SQUID) device;
  • FIG. 6 is a graph representing the operation of the SQUID device of FIG.
  • SQUID Superconducting Quantum Interference Device
  • FIG. 7 illustrates a matrix of cells comprising a superconductive crossbar switch, in accordance with an embodiment of the present invention
  • FIGs. 8 and 9 illustrate use of the superconductive crossbar switch, in accordance with an embodiment of the present invention.
  • FIGs. 10 and 11 illustrate use of the superconductive crossbar switch, connected to a summing device, in accordance with an embodiment of the present invention
  • FIG. 12 is a schematic representation of a switch illustrating a plurality of summing devices, and the clamping and crossbar cell memory circuit, in accordance with an embodiment of the present invention
  • FIG. 13 is a schematic representation of the cell circuits and clamp circuit and their operation in the situation of no contention, in accordance with an embodiment of the present invention
  • FIG. 14 is a flow diagram illustrating operation of the circuits of FIG. 12, in accordance with an embodiment of the present invention.
  • FIG. 15 is a timing diagram illustrating the operation of the circuits of FIG. 13, and a situation of non-simultaneous request (no contention) for a memory line, in accordance with an embodiment of the present invention
  • FIG. 16 is a schematic representation of the cell circuits in the situation of two simultaneous requests for the same memory line, in accordance with an embodiment of the present invention
  • FIG. 17 is a timing diagram illustrating the operation of two processors contending for the same output line, in accordance with an embodiment of the present invention.
  • FIG. 18 illustrates a representative physical layout of a 128 x 128 crossbar switch, in accordance with an embodiment of the present invention.
  • FIG. 19 illustrates a representation of a crossbar switch chip, including separate decoders and the switching matrix, in accordance with an embodiment of the present invention.
  • FIG. 1 illustrates a Josephson tunnel junction device known in the prior art.
  • the Josephson tunnel junction device includes top and bottom layers 20, 21 of superconductor material sandwiching a thin insulating film 22. If a voltage V is applied between the top and bottom layers through a resistance R, there is a range of current in which zero resistance current up to I m , can be transported between the two elements.
  • FIG. 2 illustrates the behavior of the circuit current I as the input voltage V is increased for a representative resistance R, in the Josephson tunnel junction device shown in FIG. 1. The voltage N j across the device will be zero until the device current exceeds I m , at which point the junction will switch to the voltage state consistent with the circuit load resistor R and the device's own voltage- current curve J, determined by the physics and manufacturing art.
  • FIG. 3 illustrates a Josephson junction device 29 known in the prior art, in which switching occurs by imposing a magnetic field into a junction via a control line placed above it.
  • the current I to be controlled is carried through a first layer of superconducting material 30 on a substrate 31.
  • a thin film of insulator 32 separates the first superconducting material 30 from a second layer of superconducting material 33.
  • An insulator layer 35 separates layer 33 from a third layer of superconducting material 36.
  • the device will switch into the voltage state, similar to as described above with regard to FIGs. 1 and 2.
  • the device can be fabricated to switch with picosecond rise times, with its final voltage state in the millivolts range for presently available materials.
  • the currents that are switched are most often in the hundreds of microamperes range.
  • the power dissipation per unit is in the microwatt range.
  • the prior art also includes fabrication of Josephson Junctions in which the device has the current versus voltage curve represented by FIG.4, as compared with FIG. 2. This behavior may be acquired by a resistor being placed between the electrode and the counter-electrode of the device in FIG. 1.
  • FIG. 5 shows the curve of allowed zero resistance current, I g , as a function of the imposed control current, I c .
  • I m represents the maximum gate current I g as a function of the control current I c .
  • FIG. 6 represents the joint values of I g and I c , for which current I g can be transported through the loop with zero resistance. This region is represented by the shaded area. Joint values of I g and I c , which are above this area, will result in non-zero voltage transport of I g .
  • a control line can thus be used to change the maximum zero resistance current of a two terminal Josephson junction, or SQUID.
  • FIG. 7 illustrates a superconductive crossbar switch, in accordance with an embodiment of the present invention.
  • the superconductive crossbar switch 39 includes at least one cell 41 in a matrix, which are arranged in rows and columns in accordance with the number of input lines Ij 40 and output lines Oj 43. For example, there are N inputs and M outputs for coupling, such as via or including wired, wireless, or fiberoptic connections, N processors with M memories. The number of inputs and outputs need not be equal.
  • the superconductive crossbar switch 39 is extendable to accommodate large numbers of processors and memories. Thus, for example, the module can easily be extended from a 32 input x 32 output to a 1024 input x 1024 output configuration, as is further described below.
  • Each input port connects to a row of cells 41 via an input line I) 40.
  • Each cell 41 includes a connecting circuit 44, which connects the input line I ; to a selected output line Oj for bidirectionally transmitting data therebetween.
  • the connecting circuit includes a first superconductive device 42, which has zero- resistance.
  • a first control signal applied to a first terminal 45 controls the first superconductive device 42 externally on command, for controlling operation of the superconductive crossbar switch 39.
  • the first control signal comprises an electrical current.
  • Each cell 41 also includes a retaining and releasing circuit for retaining (i.e., clamping) and releasing the operation of the first superconductive device 42.
  • the retaining and releasing circuit includes a second superconductive device 46 and a second control signal, delivered through a clamp line 49 at a second terminal 47, for controlling the second superconductive device 46 and the devices 46 of the cells 41 in the same column of cells 41, as shown in FIG. 7.
  • the first and second superconductive devices 42 and 46 can also be addressed by optical illumination, in another embodiment of the present invention.
  • the switch cell connection from input to output will be maintained for the duration of the optical signal. In effect, the optical beam has "enabled” the desired connection. If the second superconductive device 46 is addressed by the optical beam, the current will be steered into the control line for the first superconductive device 42.
  • an electron beam could be used instead of an optical beam.
  • each input line I j 40 is coupled to a cell 41 (e.g., a row of cells), thereby to define a matrix of cells.
  • FIGs. 8 and 9 illustrate use of the superconductive crossbar switch 39, in accordance with an embodiment of the present invention.
  • the operation will be described for the example of a 32 input x 32 output crossbar chip organized as shown in FIG. 8, but it should be understood that any number of inputs 40 and outputs 43 may be provided.
  • each of the 32 input lines from the 32 processors transmits a serial bit stream.
  • the first serial bit word or part of it, from a processor (or other source), contains the address of the specific memory line which the processor is attempting to acquire. In addition, the address bits are followed by a "FLAG" bit, a "one.” This first word carrying the destination address and the FLAG bit is input to the requesting processor's data line. The decoder selects the appropriate 1 t control line (45 a) and powers it, thereby permitting the FLAG bit to proceed to the output line.
  • the initial state of each cell is a zero current condition in the first address terminals 45a, 45b, 45c, and 45d, corresponding to the first terminal 45 in FIG. 7. As there is no current in the address lines, all the devices 42a, 42b, 42c, and 42d will short the processor pulses on input lines 40 to ground and therefore no output is observed at output lines 43.
  • the processor decoder selects the address line for the output line O 8 , contained in the processor's request word (step 905 of FIG. 9). After the address line is found (decoded), it is determined if there is a control current for the address line (step 910 of FIG. 9).
  • a decoder current is impressed at terminal 45a, which depresses the zero resistance current threshold of superconductive device 42a, thereby allowing input pulses to be transferred across the superconductive device 42a (step 915 of FIG. 9).
  • Subsequent pulses from the processor or input line I are then fed into the output line O 8 , and thus, for exar ' le, into a summing circuit 50.
  • the input pulses on input line I 5 are not transferred to output line O g (step 920 of FIG. 9), but are shorted to ground by the superconductive device 42b, as shown in FIG. 8. Thus, the input pulses from another processor do not interfere with the data pulses from input line I 4 on output line O 8 .
  • FIGs. 10 and 11 illustrate use of an example superconductive crossbar switch 39 coupled to a summing device 68, in accordance with an embodiment of the present invention.
  • each cell 41 is similar to the ceils 41 shown in FIG 8.
  • each output line 43 is coupled to a summing device
  • An input driver circuit 52 couples each input line to its corresponding processor.
  • FIG. 11 illustrates an exemplary process for using the superconductive crossbar switch 39, coupled to a summing device 68, as shown in FIG. 10.
  • pulses a from the processor drive additional superconductive devices 55 into the voltage state and thereby impress a voltage on the input line 40 (step 1105 of FIG. 11), which is coupled to all the row cells accessed by that processor.
  • the impressed voltage causes a current to flow through the resistor 57 to be shorted to ground via the first superconductive device 42 (step 1110 of FIG. 11). It is determined if the control signal provided at terminal 45 is powered
  • step 1115 of FIG. 11 If yes, that control signal can be made sufficient to reduce the critical current through first superconductive device 42, such that it exhibits a "gap" voltage (step 1120 of FIG. 11).
  • the pulse current passing through the first superconductive device 42 will exceed the maximum zero resistance current and the first superconductive device 42 will switch into the voltage state, thereby impressing its "gap" voltage upon the cell tie point between resistors 57 and 62.
  • the superconductive device 42 may be operated such that it transfers to a resistive state, or the superconductive device 42 itself may be fabricated such that it does not exhibit a "gap" voltage (step 1125 of FIG. 11). This voltage will cause a current to flow through resistor 62 down to the output line 63 through control 65 and additional superconductive devices 66.
  • control 65 is of very low inductance
  • the voltage across control 65 and additional superconductive devices 66 will be very small and will decay very rapidly, such that the current through resistor 62 will predominately go through control 65 and only a negligible amount will pass through resistor 67, and eventually all current will pass through control 65 and additional superconductive devices 66.
  • the current through control 65 depresses the maximum allowed zero resistance current of superconductive device 51, which then triggers and produces a signal for transfer to the memory circuits (step 1130 of FIG. 11).
  • other equivalent sensing circuits may be used instead.
  • the pulse sensed by the memory circuit is inverted, amplified, and fed back via terminal 70 (step 1135 of FIG. 11) after an appropriate delay, with sufficient current to exceed the allowed maximum current through superconductive devices 66 and thereby impose a voltage on the output line 43, which will cause current to flow through resistors 62 and 67.
  • only superconductive device 42 has a suppressed maximum current, and therefore only line 56 will experience a current back into control 71 via resistor 57; input line 72 will not.
  • control 71 will control superconductive device 75 and the current through superconductive devices 55 will be too small to switch superconductive devices 55 into the voltage state.
  • the input pulse a will be returned as an 'acknowledge' pulse t only to the processor 61, which generated pulse a (step 1140 of FIG. 11), and to no other, provided that the selected cell 41 is the only one energized. This return path is also valid for transfers of data from memory back to the processor 61.
  • a crossbar switch 39 having a number of summing devices 78, represented in this embodiment by amplifiers M i5 coupled to each output line 43 (e.g., O 3 , 0 9 , O 10 ).
  • the summing amplifier M 9 is coupled to output line O 9 , and so on.
  • the summing devices 78 are operable for summing the output voltages of the cells coupled to the respective output line O;.
  • a flag pulse or set of pulses is inserted into the processor datastream at I 4 (step 1415 of FIG. 14).
  • the initial state has the CLAMP line C 8 energized, similar to as described above with regard to FIG. 7. Removal of the
  • CLAMP current at C 8 causes the critical current of device 46a to no longer be depressed (step 1425 of FIG. 14). Decoder power applied to terminal 45c, will then flow predominately through inductor 111, which is required to have much smaller inductance than the inductance of inductor 112.
  • FIG. 15 summarizes the above described behavior.
  • Processor 1 is shown having powered its decoder output, thereby permitting its flag bit to be sent to the SENSE circuits. At a later time, this causes the CLAMP to be dropped at time C from OPEN to CLAMPED at the cell location. Processor 2 thus is unable to insert its flag pulse onto the output line. Finally, the "acknowledge" return pulse is received by only processor 1 , as processor 2 connection is not enabled.
  • FIG. 17 depicts the situation wherein processors 1 and 2 have requested the memory at the same time.
  • the clamp line is not dropped at C, the crossbar cells on that memory line stay available, and no "acknowledge” pulse is returned to the requesters. This silence advises them to retry.
  • processor 2 requests the memory line at a time between a and C, the electronics can still keep CLAMP high, withhold "acknowledge,” and thereby maintain availability to other requesters. This may be done at cryogenic temperature or at room temperature.
  • FIG. 18 shows an example of a 128 input x 128 output crossbar switch embodying the features of the present invention.
  • 64 processors 126-126 are coupled to a processor glue chip 127 and 64 memories 128-128 are each coupled to a memory glue chip 131.
  • 64 more processors 136-136 coupled to a second processor glue chip 137 and an additional 64 memories 132- 132 coupled to a second memory glue chip 133.
  • Connected between these glue chips is a crossbar switch 138 essentially comprising a plurality of interconnecting matrices of cells S1-S16, each of which is a 32 x 32 crossbar matrix.
  • Each of the 64 processors 126-126 is coupled via an input data line 141 to processor glue chip 127, to which each of the 64 processors 126-126 transmits serial bit data.
  • Processor glue chip 127 outputs and receives that data into chips SI, S2, S5, S6 for transactions to and from memories 128-128 by the 64 processors 126-126. It also outputs and receives the data into chips S9, S10, SI 3, S14 for transactions to and from memories 132-132 by the same 64 processors 126-126.
  • chips S3, S4, S7, S8 connect processors 136-136 to memories 128-128 while chips Sll, S12, S15, S16 connect processors 136- 136 to memories 132-132.
  • the selection of a memory line by a given processor is accomplished by including a destination memory address in that processor's submitted data word and clocking it via the appropriate input clock line on the proper crossbar chip (i.e., the required input processor and sought-for-output memory line).
  • the destination address may also be introduced by an external controller and may also be decoded by an external decoder.
  • the return data from the interrogated memory line is fed into the corresponding memory glue chip as DRIVE, returned in parallel to the crossbar bank and is transferred to only the activated and locked processor line. From there, it continues to the corresponding processor glue chip and on to the originating processor. Clamping is accomplished by controlling a separate line (not shown), which disables access of all the unselected processors to the activated memory line. Contention is separately detected on the memory glue chip.
  • FIG. 19 illustrates an embodiment of a switch chip that interconnects 32 input lines to 32 output lines via the previously described matrix of cells.
  • each processor is assigned and coupled to its own decoder, which decodes the destination address that was requested by that processor and activates the address line of the proper cell in the matrix, as previously described.
  • Such a chip may be replicated to populate the 128 x 128 matrix described in FIG. 17.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Superconductor Devices And Manufacturing Methods Thereof (AREA)
  • Electronic Switches (AREA)
  • Logic Circuits (AREA)
  • Use Of Switch Circuits For Exchanges And Methods Of Control Of Multiplex Exchanges (AREA)

Abstract

L'invention concerne un commutateur crossbar supraconducteur permettant de connecter une pluralité d'entrées et une pluralité de sorties. Ledit commutateur comprend une cellule de commutation dotée d'une entrée, d'une sortie et d'un circuit permettant de connecter l'entrée et la sortie afin de transmettre des données bidirectionnelles entre celles-ci. La connexion du circuit de retenue et de libération d'une pluralité de cellules permet au commutateur de retenir simultanément une cellule sélectionnée ou une cellule d'un groupe de cellules et de désactiver les cellules restantes de ce groupe, une demande ultérieure relative à une cellule désactivée étant inopérante jusqu'à ce que la ou les cellule(s) sélectionnée(s) soient libérée(s). Le commutateur crossbar est caractérisé par une latence de l'ordre de la nanoseconde, par un débit de données de l'ordre du gigabit par seconde, essentiellement une diaphonie zéro, par la détection d'une contention en nanosecondes ou moins et par la résolution de cette contention en nanosecondes ou moins.
PCT/US2002/023249 2001-07-23 2002-07-23 Commutateur crossbar supraconducteur WO2003010785A2 (fr)

Priority Applications (2)

Application Number Priority Date Filing Date Title
AU2002330905A AU2002330905A1 (en) 2001-07-23 2002-07-23 Superconductive crossbar switch
JP2003516076A JP4083681B2 (ja) 2001-07-23 2002-07-23 超伝導クロスバースイッチ

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US30688001P 2001-07-23 2001-07-23
US60/306,880 2001-07-23

Publications (2)

Publication Number Publication Date
WO2003010785A2 true WO2003010785A2 (fr) 2003-02-06
WO2003010785A3 WO2003010785A3 (fr) 2003-12-11

Family

ID=23187278

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2002/023249 WO2003010785A2 (fr) 2001-07-23 2002-07-23 Commutateur crossbar supraconducteur

Country Status (4)

Country Link
US (4) US6960929B2 (fr)
JP (1) JP4083681B2 (fr)
AU (1) AU2002330905A1 (fr)
WO (1) WO2003010785A2 (fr)

Families Citing this family (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7443719B2 (en) * 2006-02-23 2008-10-28 Hypres, Inc. Superconducting circuit for high-speed lookup table
US7362125B2 (en) * 2006-06-14 2008-04-22 Hypres, Inc. Digital routing switch matrix for digitized radio-frequency signals
US8565345B2 (en) * 2005-10-04 2013-10-22 Hypres Inc. Oversampling digital radio frequency transmitter
US8462889B2 (en) * 2005-10-04 2013-06-11 Hypres, Inc. Oversampling digital receiver for radio-frequency signals
US9965251B2 (en) * 2006-04-03 2018-05-08 Blaise Laurent Mouttet Crossbar arithmetic and summation processor
US7991013B2 (en) * 2006-06-14 2011-08-02 Hypres, Inc. Digital receiver for radio-frequency signals
US8401600B1 (en) 2010-08-02 2013-03-19 Hypres, Inc. Superconducting multi-bit digital mixer
US9520180B1 (en) 2014-03-11 2016-12-13 Hypres, Inc. System and method for cryogenic hybrid technology computing and memory
US9384827B1 (en) * 2015-03-05 2016-07-05 Northrop Grumman Systems Corporation Timing control in a quantum memory system
US9929978B2 (en) * 2015-10-07 2018-03-27 Northrop Grumman Systems Corporation Superconducting cross-bar switch system
US9443576B1 (en) * 2015-11-09 2016-09-13 Microsoft Technology Licensing, Llc Josephson magnetic random access memory with an inductive-shunt
US10122350B2 (en) 2015-11-17 2018-11-06 Northrop Grumman Systems Corporation Josephson transmission line (JTL) system
US11646808B2 (en) 2016-05-09 2023-05-09 Strong Force Iot Portfolio 2016, Llc Methods and systems for adaption of data storage and communication in an internet of things downstream oil and gas environment
EP4418057A3 (fr) 2016-05-09 2024-11-13 Strong Force IoT Portfolio 2016, LLC Procédés et systèmes pour l'internet des objets industriel
US11327475B2 (en) 2016-05-09 2022-05-10 Strong Force Iot Portfolio 2016, Llc Methods and systems for intelligent collection and analysis of vehicle data
US10983507B2 (en) 2016-05-09 2021-04-20 Strong Force Iot Portfolio 2016, Llc Method for data collection and frequency analysis with self-organization functionality
US11774944B2 (en) 2016-05-09 2023-10-03 Strong Force Iot Portfolio 2016, Llc Methods and systems for the industrial internet of things
US11237546B2 (en) 2016-06-15 2022-02-01 Strong Force loT Portfolio 2016, LLC Method and system of modifying a data collection trajectory for vehicles
US10252816B2 (en) 2016-09-20 2019-04-09 The Bedard Family Trust Downed aircraft location system and method
US11211722B2 (en) 2017-03-09 2021-12-28 Microsoft Technology Licensing, Llc Superconductor interconnect system
US10122351B1 (en) 2017-07-25 2018-11-06 Northrop Grumman Systems Corporation Superconducting bi-directional current driver
US11131989B2 (en) 2017-08-02 2021-09-28 Strong Force Iot Portfolio 2016, Llc Systems and methods for data collection including pattern recognition
JP2020530159A (ja) 2017-08-02 2020-10-15 ストロング フォース アイオーティ ポートフォリオ ２０１６，エルエルシー 大量のデータセットを使用する産業用のモノのインターネットのデータ収集環境における検出のための方法及びシステム
US10491178B2 (en) 2017-10-31 2019-11-26 Northrop Grumman Systems Corporation Parametric amplifier system
US10122352B1 (en) 2018-05-07 2018-11-06 Northrop Grumman Systems Corporation Current driver system
US10447278B1 (en) 2018-07-17 2019-10-15 Northrop Grumman Systems Corporation JTL-based superconducting logic arrays and FPGAs
US10818346B2 (en) 2018-09-17 2020-10-27 Northrop Grumman Systems Corporation Quantizing loop memory cell system
US11024791B1 (en) 2020-01-27 2021-06-01 Northrop Grumman Systems Corporation Magnetically stabilized magnetic Josephson junction memory cell
AU2022289736A1 (en) 2021-06-11 2024-02-01 Caleb JORDAN System and method of flux bias for superconducting quantum circuits

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5247475A (en) * 1988-03-25 1993-09-21 Sanyo Electric Co., Ltd. Superconducting memory circuit and method of storing information in the same by generating and terminating a persistent current
US5629889A (en) * 1995-12-14 1997-05-13 Nec Research Institute, Inc. Superconducting fault-tolerant programmable memory cell incorporating Josephson junctions
US6154044A (en) * 1998-11-20 2000-11-28 Trw Inc. Superconductive logic gate and random access memory
US6242939B1 (en) * 1999-03-05 2001-06-05 Nec Corporation Superconducting circuit having superconductive circuit device of voltage-type logic and superconductive circuit device of fluxoid-type logic device selectively used therein

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3539730A (en) * 1966-12-17 1970-11-10 Nippon Electric Co Two-stage link connection system using cross-bar switches
US3744038A (en) * 1971-07-09 1973-07-03 Robotron Veb K Superconducting learning matrix
US4210921A (en) * 1978-06-30 1980-07-01 International Business Machines Corporation Polarity switch incorporating Josephson devices
US4365317A (en) * 1980-08-06 1982-12-21 International Business Machines Corporation Superconductive latch circuit
US5024993A (en) * 1990-05-02 1991-06-18 Microelectronics & Computer Technology Corporation Superconducting-semiconducting circuits, devices and systems
US5434530A (en) * 1990-05-02 1995-07-18 Microelectronics & Computer Technology Corporation Superconducting semiconducting cross-bar circuit
US5345114A (en) * 1992-10-15 1994-09-06 Qiyuan Ma Superconductor logic and switching circuits

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5247475A (en) * 1988-03-25 1993-09-21 Sanyo Electric Co., Ltd. Superconducting memory circuit and method of storing information in the same by generating and terminating a persistent current
US5629889A (en) * 1995-12-14 1997-05-13 Nec Research Institute, Inc. Superconducting fault-tolerant programmable memory cell incorporating Josephson junctions
US6154044A (en) * 1998-11-20 2000-11-28 Trw Inc. Superconductive logic gate and random access memory
US6242939B1 (en) * 1999-03-05 2001-06-05 Nec Corporation Superconducting circuit having superconductive circuit device of voltage-type logic and superconductive circuit device of fluxoid-type logic device selectively used therein

Also Published As

Publication number Publication date
US6960929B2 (en) 2005-11-01
WO2003010785A3 (fr) 2003-12-11
US20100176840A1 (en) 2010-07-15
AU2002330905A1 (en) 2003-02-17
US20070236245A1 (en) 2007-10-11
US7459927B2 (en) 2008-12-02
JP2004537211A (ja) 2004-12-09
JP4083681B2 (ja) 2008-04-30
US20090189633A1 (en) 2009-07-30
US20030054960A1 (en) 2003-03-20

Similar Documents

Publication Publication Date Title
US6960929B2 (en) Superconductive crossbar switch
EP0199601B1 (fr) Matrice de commutation
KR100301921B1 (ko) 다중포트ram용의확장가능한데이타폭을가진직렬억세스메모리
US4771419A (en) Method of and switch for switching information
Bombaci The maximum mass of a neutron star.
AU2019267357B2 (en) Current driver system
US10756738B2 (en) JTL-based superconducting logic arrays and FPGAS
EP0369193B1 (fr) Commutateur à évitement de collisions
US20110065586A1 (en) Systems, methods and apparatus for superconducting demultiplexer circuits
CN100568387C (zh) 静态随机存取存储器电路和用于切换其性能的方法
EP0297571B1 (fr) Mémoire aléatoire extensible à multi-accès
CA2153172A1 (fr) Commutateur mta a acces controle
JP2003151282A5 (fr)
EP0405208B1 (fr) Réseau à plusieurs étages avec commande répartie
JP2000223661A5 (ja) メモリ回路／ロジック回路集積システムおよび集積デバイス
US4970685A (en) Semiconductor memory device having a divided bit line structure
CN1114805A (zh) 光时隙交换设备和操作方法
US20240005968A1 (en) Time-division multiplexing for superconducting memory
KR0164391B1 (ko) 고속동작을 위한 회로 배치 구조를 가지는 반도체 메모리 장치
JP3501846B2 (ja) プログラマブル論理アレイ回路
JPS582513B2 (ja) ネットワ−ク駆動方式
JPH0419899A (ja) 半導体記憶装置のためのテスト装置
JP3001455B2 (ja) データ転送装置
US3419856A (en) Wiring arrangement for a thin film magnetic memory
KR100262003B1 (ko) 반도체 메모리

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ OM PH PL PT RO RU SD SE SG SI SK SL TJ TM TN TR TT TZ UA UG UZ VN YU ZA ZM ZW

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BY BZ CA CH CN CO CR CU CZ DE DM DZ EC EE ES FI GB GD GE GH HR HU ID IL IN IS JP KE KG KP KR LC LK LR LS LT LU LV MA MD MG MN MW MX MZ NO NZ OM PH PL PT RU SD SE SG SI SK SL TJ TM TN TR TZ UA UG UZ VN YU ZA ZM

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW MZ SD SL SZ UG ZM ZW AM AZ BY KG KZ RU TJ TM AT BE BG CH CY CZ DK EE ES FI FR GB GR IE IT LU MC PT SE SK TR BF BJ CF CG CI GA GN GQ GW ML MR NE SN TD TG

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR IE IT LU MC NL PT SE SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 2003516076

Country of ref document: JP

REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

122 Ep: pct application non-entry in european phase