WO2002099883A2 - Electronic device and relative fabrication method - Google Patents

Electronic device and relative fabrication method Download PDF

Info

Publication number
WO2002099883A2
WO2002099883A2 PCT/IT2002/000367 IT0200367W WO02099883A2 WO 2002099883 A2 WO2002099883 A2 WO 2002099883A2 IT 0200367 W IT0200367 W IT 0200367W WO 02099883 A2 WO02099883 A2 WO 02099883A2
Authority
WO
WIPO (PCT)
Prior art keywords
electronic device
heat
absorbent material
dimensional
electronic circuit
Prior art date
Application number
PCT/IT2002/000367
Other languages
French (fr)
Other versions
WO2002099883A3 (en
Inventor
Mario Palazzetti
Eugenio Faggioli
Riccardo Groppo
Original Assignee
C.R.F. Societa' Consortile Per Azioni
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by C.R.F. Societa' Consortile Per Azioni filed Critical C.R.F. Societa' Consortile Per Azioni
Priority to EP02741171A priority Critical patent/EP1412983A2/en
Priority to AU2002314532A priority patent/AU2002314532A1/en
Publication of WO2002099883A2 publication Critical patent/WO2002099883A2/en
Publication of WO2002099883A3 publication Critical patent/WO2002099883A3/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0657Stacked arrangements of devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/373Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
    • H01L23/3733Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon having a heterogeneous or anisotropic structure, e.g. powder or fibres in a matrix, wire mesh, porous structures
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/42Fillings or auxiliary members in containers or encapsulations selected or arranged to facilitate heating or cooling
    • H01L23/427Cooling by change of state, e.g. use of heat pipes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06582Housing for the assembly, e.g. chip scale package [CSP]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06589Thermal management, e.g. cooling
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06593Mounting aids permanently on device; arrangements for alignment
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Chemical & Material Sciences (AREA)
  • Materials Engineering (AREA)
  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
  • Apparatuses And Processes For Manufacturing Resistors (AREA)
  • Electrical Discharge Machining, Electrochemical Machining, And Combined Machining (AREA)
  • Coupling Device And Connection With Printed Circuit (AREA)

Abstract

There is described a three-dimensional electronic device (9) having a number of integrated electronic circuits (1) stacked and forming respective gaps in which are deposited an absorbent material (10) and a liquid impregnating the absorbent material (10). The integrated electronic circuits (1) are enclosed in a hermetic package (7); and, during operation of the electronic device (9), the heat produced by the integrated electronic circuits (1) causes the liquid to evaporate, the vapor comes into contact with, and transfers heat to, the walls of the package (7), and, on cooling, condenses once more to the liquid state, which, by virtue of the capillarity of the absorvent material (10), is brought once more into contact with the integrated electronic circuits (1).

Description

ELECTRONIC DEVICE AND RELATIVE FABRICATION METHOD
TECHNICAL FIELD The present invention relates to an electronic device and relative fabrication method, and in particular to a three-dimensional electronic device comprising integrated circuits .
BACKGROUND ART As is known, a three-dimensional electronic device is defined by a number of electronic circuits stacked and housed in a package made of plastic material, typically epoxy resin, and from which connecting pins project.
Recent developments in electronics have led to the production of increasingly small three-dimensional electronic circuits, in particular integrated circuits. Circuit miniaturization, however, is limited by the need to dissipate the heat produced during operation of the electronic circuits. More specifically, in the case of conventional three-dimensional electronic circuits, the heat produced by each circuit is dissipated by straightforward heat exchange between the circuit and the surrounding air. Such a simple structure, however, fails to provide for optimum dissipation, and often results in failure of the circuits .
The above limitation currently prevents widespread use of three-dimensional electronics and adequate exploitation of all the advantages it affords. DISCLOSURE OF THE INVENTION
It is an object of the present invention to provide an electronic device and relative fabrication method, designed to at least partly eliminate the aforementioned drawbacks, and which, in particular, provide for rapid dissipation of the heat produced by electronic circuits, and therefore greater circuit miniaturization.
According to the present invention, there is provided an electronic device as claimed in Claim 1.
According to the present invention, there is also provided a method of fabricating an electronic device, as claimed in Claim 11.
BRIEF DESCRIPTION OF THE DRAWING A preferred, non-limiting embodiment of the invention will be described, purely by way of example, with reference to the accompanying drawing showing the steps in a method of fabricating a three-dimensional electronic device. BEST MODE FOR CARRYING OUT THE INVENTION
As shown in the accompanying drawing, the fabrication method comprises a step of stacking a number of integrated electronic circuits 1 - only three of which are shown for the sake of simplicity.
More specifically, each integrated electronic circuit 1 comprises a so-called die 2 glued or soldered to a flexible support 3 having a structure similar to that of a printed circuit board, and on which are formed leads 4 connected electrically at one end to respective test pads 5 equally spaced along a peripheral portion of flexible support 3, and, at the other end, to respective regions of die 2 by means of connecting wires . The stacking step is followed by a step of depositing an absorbent material 10 between each integrated electronic circuit 1 and the next.
More specifically, absorbent material 10 is deposited in the gaps between integrated electronic circuits 1, which may, for example, be located 0.2 mm apart, and each be, for example, roughly 1 cm2 in size.
Absorbent material 10 is then soaked with a two- phase mixture of a thermally stable insulating liquid, which impregnates and spreads by capillarity inside absorbent material 10.
More specifically, absorbent material 10 may be a fibrous-structure material capable of forming capillary vessels, such as cotton or cloth or powder.
The thermally stable insulating liquid used is a nonionic liquid, preferably an organic solvent, such as a hydrocarbon or a mixture of appropriately selected hydrocarbons, preferably with a boiling point of 50°C to
100°C. With reference to the accompanying drawing, the step of depositing the absorbent material is followed by a molding step, in which a substantially parallelepiped- shaped package 7 made of epoxy resin and enclosing integrated electronic circuits 1 is formed.
Package 7 is then sawed to expose leads 4.
A plating step is then performed, in which the lateral walls of package 7 are plated with conducting material, e.g. a nickel and gold alloy. The plating step is followed by a connecting step, in which a laser beam defines conducting tracks 8 electrically connecting leads 4 as required, so as to obtain the three-dimensional electronic device indicated as a whole by 9. In actual use, when integrated electronic circuits 1 heat up, the liquid serves as a means of transferring heat. That is, the liquid permeates absorbent material 10 contacting integrated circuits 1, is converted to vapor, and then comes into contact with, and transfers heat to, the walls of package 7, which serve as heat-dissipating means .
The vapor then cools and returns to the liquid state.
The liquid is then reabsorbed by absorbent material 10 and, exploiting the capillarity of the absorbent material, is again brought into contact with integrated circuits 1.
This therefore substantially exploits the principle that two-phase mixtures are isothermal, and the materials are therefore selected according to the size of three- dimensional electronic device 9 and, hence, the amount of heat to be dissipated. The heat produced by the electronic circuits of three-dimensional electronic devices can therefore be dissipated rapidly and effectively by appropriately combining a nonpolar solvent absorbed by an absorbent material as described above. Three-dimensional electronic device 9 has the following advantages :
Firstly, by improving heat dispersion, the method of fabricating three-dimensional electronic device 9 provides for further miniaturization of the electronic circuits of three-dimensional electronic device 9.
Secondly, improving dissipation of the heat produced by the circuits also reduces the failure rate, and provides for optimum operating conditions , of conventional three-dimensional electronic devices. Clearly, changes may be made to the three- dimensional electronic device as described herein without, however, departing from the scope of the present invention.
In particular, as opposed to being defined by the walls of package 7, the heat-dissipating means may be external to package 7.
Moreover, the present invention may be used for dissipating heat in any type of electronic device, even other than three-dimensional, or comprising even only one electronic circuit.

Claims

1) A three-dimensional electronic device (9) comprising at least one electronic circuit (1) ; heat- dissipating means (7) for dissipating the heat produced by said electronic circuit (1) ; and heat-transferring means (10) for transferring heat from the electronic circuit (1) to said heat-dissipating means (7); characterized in that said heat-transferring means (10) comprise an absorbent material (10) ; and a two-phase mixture defined by a liquid in the presence of its own vapor.
2) A three-dimensional electronic device as claimed in Claim 1, characterized in that said absorbent material (10) comprises fibers.
3) A three-dimensional electronic device as claimed in Claim 2, characterized in that said absorbent material (10) is of vegetable fibers.
4) A three-dimensional electronic device as claimed in Claim 2, characterized in that said absorbent material
(10) is cotton.
5) A three-dimensional electronic device as claimed in Claim 1, characterized in that said absorbent material (10) is rock wool or glass wool. 6) A three-dimensional electronic device as claimed in Claim 5, characterized in that said two-phase mixture is a hydrocarbon or a mixture of hydrocarbons .
7) A three-dimensional electronic device as claimed in Claim 6, characterized in that said hydrocarbon or said mixture of hydrocarbons boils at a temperature of 50°C to 100°C.
8) A three-dimensional electronic device as claimed in any one of the foregoing Claims, characterized in that said package (7) is hermetic.
9) A three-dimensional electronic device as claimed in any one of the foregoing Claims, characterized in that said electronic circuit (1) is an integrated circuit. 10) A three-dimensional electronic device as claimed in any one of the foregoing Claims, characterized by comprising a second electronic circuit (1) ; and in that said first and said second electronic circuit (1) are stacked, spaced apart, inside a package (7) . 11) A method of fabricating an electronic device comprising at least a first electronic circuit (1) ; said method comprising a step of depositing heat-transferring means for transferring heat to heat-dissipating means; and being characterized in that said heat-transferring means comprise a two-phase mixture.
12) A method of fabricating an electronic device (9) as claimed in Claim 11, said device comprising at least a second electronic circuit (1) stacked with and spaced apart from said first electronic circuit (1) inside a package (7) ; said method being characterized by comprising a step of stacking said first and said second electronic circuit (1) ; and in that said step of depositing heat-transferring means comprises a step of depositing an absorbent material (10) during said step of stacking said first and said second electronic circuit (1) , and is followed by a step of soaking said absorbent material (10) .
PCT/IT2002/000367 2001-06-05 2002-06-05 Electronic device and relative fabrication method WO2002099883A2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
EP02741171A EP1412983A2 (en) 2001-06-05 2002-06-05 Electronic device and relative fabrication method
AU2002314532A AU2002314532A1 (en) 2001-06-05 2002-06-05 Electronic device and relative fabrication method

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
IT2001TO000540A ITTO20010540A1 (en) 2001-06-05 2001-06-05 ELECTRONIC DEVICE AND RELATED MANUFACTURING PROCESS.
ITTO2001A000540 2001-06-05

Publications (2)

Publication Number Publication Date
WO2002099883A2 true WO2002099883A2 (en) 2002-12-12
WO2002099883A3 WO2002099883A3 (en) 2004-03-04

Family

ID=11458933

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/IT2002/000367 WO2002099883A2 (en) 2001-06-05 2002-06-05 Electronic device and relative fabrication method

Country Status (4)

Country Link
EP (1) EP1412983A2 (en)
AU (1) AU2002314532A1 (en)
IT (1) ITTO20010540A1 (en)
WO (1) WO2002099883A2 (en)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3673306A (en) * 1970-11-02 1972-06-27 Trw Inc Fluid heat transfer method and apparatus for semi-conducting devices
US5270571A (en) * 1991-10-30 1993-12-14 Amdahl Corporation Three-dimensional package for semiconductor devices
US5349237A (en) * 1992-03-20 1994-09-20 Vlsi Technology, Inc. Integrated circuit package including a heat pipe
US20010004934A1 (en) * 1999-12-24 2001-06-28 Masaaki Yamamoto Compressed mesh wick, method for manufacturing same, and plate type heat pipe including compressed mesh wick

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3673306A (en) * 1970-11-02 1972-06-27 Trw Inc Fluid heat transfer method and apparatus for semi-conducting devices
US5270571A (en) * 1991-10-30 1993-12-14 Amdahl Corporation Three-dimensional package for semiconductor devices
US5349237A (en) * 1992-03-20 1994-09-20 Vlsi Technology, Inc. Integrated circuit package including a heat pipe
US20010004934A1 (en) * 1999-12-24 2001-06-28 Masaaki Yamamoto Compressed mesh wick, method for manufacturing same, and plate type heat pipe including compressed mesh wick

Also Published As

Publication number Publication date
ITTO20010540A0 (en) 2001-06-05
AU2002314532A1 (en) 2002-12-16
EP1412983A2 (en) 2004-04-28
ITTO20010540A1 (en) 2002-12-05
WO2002099883A3 (en) 2004-03-04

Similar Documents

Publication Publication Date Title
US7528009B2 (en) Wafer-leveled chip packaging structure and method thereof
US4849857A (en) Heat dissipating interconnect tape for use in tape automated bonding
US4827376A (en) Heat dissipating interconnect tape for use in tape automated bonding
US8847383B2 (en) Integrated circuit package strip with stiffener
JP4397587B2 (en) Thermally enhanced microcircuit package and fabrication method thereof
US6229216B1 (en) Silicon interposer and multi-chip-module (MCM) with through substrate vias
US6724631B2 (en) Power converter package with enhanced thermal management
KR100620879B1 (en) Flip-chip semiconductor device
CN103782381A (en) Electronic assembly including die on substrate with heat spreader having an open window on the die
US7786571B2 (en) Heat-conductive package structure
JP2004064043A (en) Semiconductor packaging device
US7095111B2 (en) Package with integrated wick layer and method for heat removal
KR101323416B1 (en) Power circuit package and fabrication method
JP2008177241A (en) Semiconductor package
JPWO2009011419A1 (en) Electronic component mounting apparatus and manufacturing method thereof
US20100132982A1 (en) Package substrate including solder resist layer having pattern parts and method of fabricating the same
CN102164453A (en) Circuit module
KR102194720B1 (en) Circuit Board including the heat dissipation structure
EP1412983A2 (en) Electronic device and relative fabrication method
JP2011077075A (en) Module substrate incorporating heat-generative electronic component, and method of manufacturing the same
JP3178405B2 (en) Stacked semiconductor device module with reduced thermal stress
KR20080114063A (en) Semiconductor package and method of manufactruing the same
CN115084046B (en) Hybrid integrated semiconductor package and manufacturing method thereof
JPS587064B2 (en) Shuyuuseki Kairoyoupackage
KR20010057046A (en) Package substrate having cavity

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ OM PH PL PT RO RU SD SE SG SI SK SL TJ TM TN TR TT TZ UA UG US UZ VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
WWE Wipo information: entry into national phase

Ref document number: 2002741171

Country of ref document: EP

REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

WWP Wipo information: published in national office

Ref document number: 2002741171

Country of ref document: EP

NENP Non-entry into the national phase

Ref country code: JP

WWW Wipo information: withdrawn in national office

Country of ref document: JP