WO2002080351A1 - System for controlling the frequency of an oscillator - Google Patents
System for controlling the frequency of an oscillator Download PDFInfo
- Publication number
- WO2002080351A1 WO2002080351A1 PCT/US2002/009243 US0209243W WO02080351A1 WO 2002080351 A1 WO2002080351 A1 WO 2002080351A1 US 0209243 W US0209243 W US 0209243W WO 02080351 A1 WO02080351 A1 WO 02080351A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- frequency
- controllable oscillator
- output signal
- distinct
- predefined
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Ceased
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03D—DEMODULATION OR TRANSFERENCE OF MODULATION FROM ONE CARRIER TO ANOTHER
- H03D3/00—Demodulation of angle-, frequency- or phase- modulated oscillations
- H03D3/02—Demodulation of angle-, frequency- or phase- modulated oscillations by detecting phase difference between two signals obtained from input signal
- H03D3/24—Modifications of demodulators to reject or remove amplitude variations by means of locked-in oscillator circuits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L5/00—Automatic control of voltage, current, or power
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/087—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using at least two phase detectors or a frequency and phase detector in the loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/10—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range
- H03L7/113—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range using frequency discriminator
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03B—GENERATION OF OSCILLATIONS, DIRECTLY OR BY FREQUENCY-CHANGING, BY CIRCUITS EMPLOYING ACTIVE ELEMENTS WHICH OPERATE IN A NON-SWITCHING MANNER; GENERATION OF NOISE BY SUCH CIRCUITS
- H03B2201/00—Aspects of oscillators relating to varying the frequency of the oscillations
- H03B2201/02—Varying the frequency of the oscillations by electronic means
- H03B2201/025—Varying the frequency of the oscillations by electronic means the means being an electronic switch for switching in or out oscillator elements
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03B—GENERATION OF OSCILLATIONS, DIRECTLY OR BY FREQUENCY-CHANGING, BY CIRCUITS EMPLOYING ACTIVE ELEMENTS WHICH OPERATE IN A NON-SWITCHING MANNER; GENERATION OF NOISE BY SUCH CIRCUITS
- H03B2201/00—Aspects of oscillators relating to varying the frequency of the oscillations
- H03B2201/02—Varying the frequency of the oscillations by electronic means
- H03B2201/0275—Varying the frequency of the oscillations by electronic means the means delivering several selected voltages or currents
- H03B2201/0283—Varying the frequency of the oscillations by electronic means the means delivering several selected voltages or currents the means functioning digitally
- H03B2201/0291—Varying the frequency of the oscillations by electronic means the means delivering several selected voltages or currents the means functioning digitally and being controlled by a processing device, e.g. a microprocessor
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03J—TUNING RESONANT CIRCUITS; SELECTING RESONANT CIRCUITS
- H03J2200/00—Indexing scheme relating to tuning resonant circuits and selecting resonant circuits
- H03J2200/10—Tuning of a resonator by means of digitally controlled capacitor bank
Definitions
- Frequency synthesizers are regularly employed in communication transceivers used in numerous types of communication systems and communication technologies, such as, radio frequency communication systems.
- a phase-locked loop to precisely control the frequency of the output signal of a voltage-controlled oscillator (VCO).
- VCO voltage-controlled oscillator
- the frequency synthesizer typically consists of a VCO, a low pass filter, and a phase-locked loop.
- the VCO generates an output signal having a particular frequency.
- a phase detector in the phase-locked loop receives the output signal and compares the output signal to a reference frequency. Based on the comparison of the output signal to the reference frequency, the phase-locked loop generates a control signal that is provided to the low pass filter and then to the VCO.
- the invention also provides related methods of operation and computer readable media.
- Other systems, methods, features and advantages of the invention will be or will become apparent to one with skill in the art upon examination of the following figures and detailed description. It is intended that all such additional systems, methods, features and advantages be included within this description, be within the scope of the invention, and be protected by the accompanying claims.
- Communication device 100 may also be a multi-band communication device capable of communicating with multiple wireless communication systems.
- communication device 100 receives and transmits broadband signals, such as, for example, radio frequency signals, from and to the communication system via antenna 102.
- broadband signals such as, for example, radio frequency signals
- a broadband signal received by communication device 100 via antenna 102 is communicated to duplex filter 104.
- Duplex filter 104 receives signals from the communication system and communicates them via connection 126 to amplifier 106.
- Amplifier 106 provides an amplified signal to band pass filter 108 via connection 128.
- Band pass filter 108 passes frequencies within the range of frequencies associated with the communication systems with which communication device 100 communicates to mixer 1 10 via connection 130. Frequencies outside this range are attenuated.
- Mixer 110 receives a signal from frequency synthesizer 112 via connection 132, mixes it with the signal received via connection 130, and provides a signal to processor 114 via connection 134.
- Processor 114 processes the signal received via connection 134 and, where the signal is an audio signal, may provide the resulting signal to speaker 122.
- processor 114 may provide a data signal to a user interface, such as, for example, a liquid crystal display or other display device.
- each of the switched capacitors may be engaged or disengaged, there are eight possible binary configurations for the switched capacitors, with each configuration producing a distinct frequency for the output signal of controllable oscillator 202.
- each distinct ** frequency for the output signal of controllable oscillator 202 may be defined as a function of the component values for inductor 400 (L), variable capacitor 402 (C var ), and switched capacitors 404 (C 0 ), 406 (Ci), and 408 (C n ) and binary weighting coefficients bo, bi and b n , where f co is the frequency of the output signal of controllable oscillator 202:
- the number of switched capacitors also defines the number of control lines required between frequency control circuit 208 and controllable oscillator 202. For example, if there are three switched capacitors to be engaged or disengaged, frequency control circuit 208 may use three control lines (one control line for each switched capacitor). For example, referring to FIGS. 3 and 4, at block 304, frequency circuit 208 may determine that for a 3-bit system the frequency of the output signal of controllable oscillator 202 best approximates the predefined frequency where switched capacitor 404 is engaged, switched capacitor 406 is disengaged, and switched capacitor 408 is engaged. Accordingly, at block 306, frequency control circuit 208 may generate three control signals. A first control signal 410 corresponding to switched capacitor 404 may be configured to engage switched capacitor 404.
- controllable oscillator 202 may be further controlled by varying the control signal applied to variable capacitor 402 on connection 242.
- FIG. 7 is a tree state diagram of binary state search module 508 of FIG. 5.
- the binary tree comprises leaf nodes 700, intermediate nodes 702, and root node 704.
- Root node 704 represents the initial binary state that corresponds to the initial operational state of controllable oscillator 202 prior to the operation of frequency control* circuit 208.
- Intermediate nodes 702 represent the set of intermediate binary states corresponding to the possible operational states that controllable oscillator 202 may occupy during the operation of frequency control circuit 208.
- Leaf nodes 700 designate the final binary states corresponding to the plurality of operational states of controllable oscillator 202.
- binary state search module 508 may use the binary tree to search the plurality of operational states of controllable oscillator 202 and determine
- binary state search module 508 selects one of the two intermediate nodes 702 linked to root node 704.
- the two intermediate nodes 702 linked to root node 704 represent the two next operational states (010, 110 in the example of FIG. 7) for controllable oscillator 202.
- Binary state search module 508 may be configured so that the two next operational states for root 0 node 704 and intermediate nodes 702 are defined by the following equation, where M new represents the next operational state and M represents the current operational state:
- FIG. 8 illustrates a block diagram of another of a number of embodiments of the frequency synthesizer of FIG. 1.
- Frequency synthesizer 800 comprises a controllable oscillator 202, a low pass filter 204, a phase-locked loop 206, a frequency control circuit 208, an R-divider circuit 210, a serial port 212, and an amplitude control circuit 802.
- amplitude control circuit 802 may be enabled.
- controllable oscillator 202 may be further configured to have a plurality of operational states in which each of the operational states corresponds to a distinct amplitude for the output signal of controllable oscillator 202.
- the amplitude of the output signal of controllable oscillator 202 may be maintained throughout the frequency range by changing the operational state of controllable oscillator 202 and thereby changing the corresponding amplitude for the output signal.
- FIG. 9 is a flow chart 900 illustrating the architecture and operation of one of a number of embodiments of amplitude control circuit 802 of FIG. 8.
- amplitude control circuit 802 receives information associated with a predefined amplitude level for the output, signal of controllable oscillator 202.
- the information may define a minimum amplitude level above which the amplitude of the output signal of controllable oscillator 202 should be maintained.
- the information may also be represented as an amplitude range in which the amplitude of the output signal should be maintained.
- the important aspect of amplitude control circuit 802 is that it receives information for maintaining or controlling the amplitude level of the output signal of controllable oscillator 202.
- the information associated with the predefined amplitude level may be received from serial port 212 or any other component not shown in FIG. 8. The information may even be contained in memory within amplitude control circuit 802.
- amplitude control circuit 802 determines the amplitude of the output signal of controllable oscillator 202.
- amplitude control circuit 802 may be enabled to adjust the amplitude of the output signal. This interaction between frequency control circuit 208 and amplitude control circuit 802 may be controlled by tiL i g signals communicated via connection 805 (FIG. 8). In other embodiments of frequency synthesizer 800, there may be no frequency control circuit 208, in which case amplitude control circuit 802 responds to frequency changes produced by phase-locked loop 206.
- FIG. 10 illustrates a block diagram of one of a number of embodiments of a controllable oscillator 1002 for implementing the plurality of operational states and corresponding distinct amplitudes for the output signal, which are controlled by amplitude control circuit 802.
- Controllable oscillator 1002 may comprise a plurality of switched current sources 1000 connected in parallel. Switched current sources 1000 receive the control signal from amplitude control circuit 802 on connection 806. In response to the control signal, switched current sources 1000 are engaged or disengaged in a predetermined manner corresponding to one of the operational states of controllable oscillator 1002.
- the number of switched current sources 1000 also defines the number of control lines required for amplitude control circuit 802 to control controllable oscillator 1002. For example, if there are three switched current sources 1000 to be engaged or disengaged, amplitude control circuit 802 may use three control (one control line for each switched current source 1000). Amplitude control circuit 802 controls the operational state of controllable oscillator 1002 in the same manner as described above with respect to frequency control circuit 208.
- FIG. 11 illustrates a block diagram of one of a number of embodiments of amplitude control circuit 802 for maintaining the amplitude of the output signal of controllable oscillator 1002. Amplitude control circuit 802 may comprise peak detector 1 100, low pass filter 1102, amplifier 1 104, and binary state search module 1106.
- peak detector 1100 receives the output signal of controllable oscillator 1002 on connection 804. Peak detector 1 100 determines the amplitude of the output signal and provides the information on connection 1108 to low pass filter 1102 where the signal is filtered. The filtered signal is provided on connection 1 110 to amplifier 1104. Amplifier 1104 compares the information associated with the amplitude of the output signal of controllable oscillator 202 to a reference voltage 1112 and provides a control bit on connection 1 1 14 to binary state search module 1 106.
- FIGS. 3, 6, and 9 should be understood as representing modules, segments, or portions of code which include one or more executable instructions for implementing specific logical functions or steps in the process, and alternate implementations are included within the scope of the preferred embodiment of the present invention in which functions may be executed out of order from that shown or discussed, including substantially concurrently or in reverse order, depending on the functionality involved, as would be understood by those reasonably skilled in the art.
- frequency synthesizers 112 and 800, frequency control circuit 208, and amplitude control circuit 802 which may comprise an ordered listing of executable instructions for implementing logical functions, can be embodied in any computer readable medium for use by or in connection with an instruction execution system, apparatus, or device, such as a computer-based system, processor-containing system, or other system that can fetch the instructions from the instruction execution system, apparatus, or device and execute the instructions.
- a "computer readable medium" can be any means that can contain, store, communicate, propagate, or transport the program for use by or in connection with the instruction execution system, apparatus, or device.
- the computer readable medium can be, for example but not limited to, an electronic, magnetic, optical, electromagnetic, infrared, or semiconductor system, apparatus, device, or propagation medium. More specific examples (a nonexhaustive list) of the computer-readable medium would include the following: an electrical connection (electronic) having one or more wires, a portable computer diskette (magnetic), a random access memory (RAM) (electronic), a' read-only memory (ROM) (electronic), an erasable programmable read-only memory (EPROM or Flash memory) (electronic), an optical fiber (optical), and a portable compact disc read-only memory (CDROM) (optical).
- an electrical connection having one or more wires
- a portable computer diskette magnetic
- RAM random access memory
- ROM read-only memory
- EPROM or Flash memory erasable programmable read-only memory
- CDROM portable compact disc read-only memory
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Transceivers (AREA)
- Channel Selection Circuits, Automatic Tuning Circuits (AREA)
- Inductance-Capacitance Distribution Constants And Capacitance-Resistance Oscillators (AREA)
Priority Applications (5)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR1020037012890A KR100721297B1 (ko) | 2001-03-30 | 2002-03-25 | 발진기 주파수 제어 시스템 |
| DE60212355T DE60212355D1 (de) | 2001-03-30 | 2002-03-25 | System zur steuerung der frequenz eines oszillators |
| EP02721582A EP1374387B1 (en) | 2001-03-30 | 2002-03-25 | System for controlling the frequency of an oscillator |
| HK04104677.8A HK1061748B (en) | 2001-03-30 | 2002-03-25 | System for controlling the frequency of an oscillator |
| JP2002578641A JP2004528768A (ja) | 2001-03-30 | 2002-03-25 | 周波数合成回路、通信装置、周波数制御方法、周波数制御回路、周波数制御システム、およびコンピュータ読取可能な記録媒体 |
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US09/823,316 | 2001-03-30 | ||
| US09/823,316 US7103127B2 (en) | 2001-03-30 | 2001-03-30 | System for controlling the frequency of an oscillator |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| WO2002080351A1 true WO2002080351A1 (en) | 2002-10-10 |
| WO2002080351A8 WO2002080351A8 (en) | 2003-01-09 |
Family
ID=25238407
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| PCT/US2002/009243 Ceased WO2002080351A1 (en) | 2001-03-30 | 2002-03-25 | System for controlling the frequency of an oscillator |
Country Status (9)
| Country | Link |
|---|---|
| US (1) | US7103127B2 (https=) |
| EP (1) | EP1374387B1 (https=) |
| JP (2) | JP2004528768A (https=) |
| KR (1) | KR100721297B1 (https=) |
| CN (1) | CN100442655C (https=) |
| AT (1) | ATE330364T1 (https=) |
| DE (1) | DE60212355D1 (https=) |
| TW (1) | TW578386B (https=) |
| WO (1) | WO2002080351A1 (https=) |
Families Citing this family (18)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8000428B2 (en) * | 2001-11-27 | 2011-08-16 | Texas Instruments Incorporated | All-digital frequency synthesis with DCO gain calculation |
| US7062229B2 (en) * | 2002-03-06 | 2006-06-13 | Qualcomm Incorporated | Discrete amplitude calibration of oscillators in frequency synthesizers |
| EP1383234B1 (en) * | 2002-07-16 | 2010-03-17 | Lucent Technologies Inc. | Varactor with extended tuning range |
| KR100611512B1 (ko) * | 2004-12-07 | 2006-08-11 | 삼성전자주식회사 | 적응 주파수 조절기, 적응 주파수 조절기를 포함한 위상고정 루프 |
| US7635997B1 (en) * | 2005-06-29 | 2009-12-22 | Xilinx, Inc. | Circuit for and method of changing a frequency in a circuit |
| US7711328B1 (en) | 2005-06-29 | 2010-05-04 | Xilinx, Inc. | Method of and circuit for sampling a frequency difference in an integrated circuit |
| US7482885B2 (en) * | 2005-12-29 | 2009-01-27 | Orca Systems, Inc. | Method of frequency synthesis for fast switching |
| US7519349B2 (en) * | 2006-02-17 | 2009-04-14 | Orca Systems, Inc. | Transceiver development in VHF/UHF/GSM/GPS/bluetooth/cordless telephones |
| JP2010004524A (ja) * | 2008-05-22 | 2010-01-07 | Panasonic Corp | Pll方式発振回路、ポーラ送信回路及び通信機器 |
| US8463224B2 (en) * | 2011-10-12 | 2013-06-11 | Tektronix, Inc. | Arbitrary multiband overlay mixer apparatus and method for bandwidth multiplication |
| US9197278B2 (en) | 2011-11-04 | 2015-11-24 | Broadcom Corporation | Reference oscillator arbitration and scheduling for multiple wireless subsystems |
| US9509353B2 (en) * | 2014-08-20 | 2016-11-29 | Nxp B.V. | Data processing device |
| KR102375949B1 (ko) * | 2015-01-02 | 2022-03-17 | 삼성전자주식회사 | 주파수 합성기의 출력을 제어하기 위한 장치 및 방법 |
| CN105092081B (zh) * | 2015-08-14 | 2017-12-12 | 深圳华远微电科技有限公司 | 防干扰温度信号接收器及信号处理方法 |
| CN108768391B (zh) * | 2018-04-16 | 2021-12-03 | 上海大学 | 一种基于树莓派和Python语言的频率合成器系统 |
| WO2019231922A1 (en) | 2018-05-31 | 2019-12-05 | Skyworks Solutions, Inc. | Apparatus and methods for multi-antenna communications |
| KR102608472B1 (ko) * | 2018-10-31 | 2023-12-04 | 삼성전자주식회사 | 무선 통신 장치 및 방법 |
| US11152974B2 (en) | 2018-10-31 | 2021-10-19 | Samsung Electronics Co., Ltd. | Wireless communication apparatus and method |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6317027B1 (en) * | 1999-01-12 | 2001-11-13 | Randy Watkins | Auto-tunning scanning proximity reader |
| US6323736B2 (en) * | 1999-05-03 | 2001-11-27 | Silicon Wave, Inc. | Method and apparatus for calibrating a frequency adjustable oscillator in an integrated circuit device |
Family Cites Families (21)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4205272A (en) | 1977-04-13 | 1980-05-27 | Trio Kabushiki Kaisha | Phase-locked loop circuit for use in synthesizer tuner and synthesizer tuner incorporating same |
| JPS57160227A (en) | 1981-03-30 | 1982-10-02 | Fujitsu Ltd | Frequency synthesizer |
| GB2120478B (en) | 1982-04-22 | 1985-10-16 | Standard Telephones Cables Ltd | Voltage controlled oscillator |
| JPS5922449A (ja) | 1982-07-28 | 1984-02-04 | Matsushita Electric Ind Co Ltd | 発振装置 |
| JPS59218045A (ja) | 1983-05-25 | 1984-12-08 | Yaesu Musen Co Ltd | Pll回路 |
| US4893271A (en) * | 1983-11-07 | 1990-01-09 | Motorola, Inc. | Synthesized clock microcomputer with power saving |
| US4893807A (en) * | 1987-05-28 | 1990-01-16 | Miracle Recreation Equipment Company | Playground slide |
| US4893087A (en) | 1988-01-07 | 1990-01-09 | Motorola, Inc. | Low voltage and low power frequency synthesizer |
| DE3920008A1 (de) | 1989-06-20 | 1991-01-10 | Philips Patentverwaltung | Phasenregelkreis |
| KR940005459A (ko) * | 1992-06-22 | 1994-03-21 | 모리시타 요이찌 | Pll회로 |
| JPH0613898A (ja) | 1992-06-29 | 1994-01-21 | Nec Corp | 周波数シンセサイザ |
| US5686864A (en) | 1995-09-05 | 1997-11-11 | Motorola, Inc. | Method and apparatus for controlling a voltage controlled oscillator tuning range in a frequency synthesizer |
| US5624325A (en) * | 1995-10-02 | 1997-04-29 | Smith; Michael | Golf ball teeing apparatus |
| JP3256422B2 (ja) * | 1995-10-23 | 2002-02-12 | 日本電気株式会社 | 周波数シンセサイザ |
| US5625325A (en) | 1995-12-22 | 1997-04-29 | Microtune, Inc. | System and method for phase lock loop gain stabilization |
| JP3815854B2 (ja) | 1997-06-20 | 2006-08-30 | 富士通株式会社 | ディジタルpll回路およびmpegデコーダ |
| GB2330258B (en) | 1997-10-07 | 2001-06-20 | Nec Technologies | Phase locked loop circuit |
| EP0944171A1 (fr) | 1998-03-17 | 1999-09-22 | Koninklijke Philips Electronics N.V. | Appareil électronique comportant un synthétiseur de fréquence et procédé pour régler un synthétiseur de fréquence |
| US6111471A (en) * | 1998-05-28 | 2000-08-29 | International Business Machines Corporation | Apparatus and method for setting VCO free-running frequency |
| US6801784B1 (en) * | 2000-11-02 | 2004-10-05 | Skyworks Solutions, Inc. | Continuous closed-loop power control system including modulation injection in a wireless transceiver power amplifier |
| US6483391B1 (en) * | 2001-03-30 | 2002-11-19 | Conexant Systems, Inc. | System for controlling the amplitude of an oscillator |
-
2001
- 2001-03-30 US US09/823,316 patent/US7103127B2/en not_active Expired - Lifetime
-
2002
- 2002-03-25 AT AT02721582T patent/ATE330364T1/de not_active IP Right Cessation
- 2002-03-25 JP JP2002578641A patent/JP2004528768A/ja active Pending
- 2002-03-25 EP EP02721582A patent/EP1374387B1/en not_active Expired - Lifetime
- 2002-03-25 WO PCT/US2002/009243 patent/WO2002080351A1/en not_active Ceased
- 2002-03-25 DE DE60212355T patent/DE60212355D1/de not_active Expired - Lifetime
- 2002-03-25 CN CNB028075218A patent/CN100442655C/zh not_active Expired - Lifetime
- 2002-03-25 KR KR1020037012890A patent/KR100721297B1/ko not_active Expired - Lifetime
- 2002-03-29 TW TW091106419A patent/TW578386B/zh not_active IP Right Cessation
-
2008
- 2008-05-12 JP JP2008124176A patent/JP4328376B2/ja not_active Expired - Lifetime
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6317027B1 (en) * | 1999-01-12 | 2001-11-13 | Randy Watkins | Auto-tunning scanning proximity reader |
| US6323736B2 (en) * | 1999-05-03 | 2001-11-27 | Silicon Wave, Inc. | Method and apparatus for calibrating a frequency adjustable oscillator in an integrated circuit device |
Also Published As
| Publication number | Publication date |
|---|---|
| EP1374387A1 (en) | 2004-01-02 |
| US7103127B2 (en) | 2006-09-05 |
| JP2008206198A (ja) | 2008-09-04 |
| EP1374387B1 (en) | 2006-06-14 |
| WO2002080351A8 (en) | 2003-01-09 |
| EP1374387A4 (en) | 2004-05-26 |
| HK1061748A1 (en) | 2004-09-30 |
| TW578386B (en) | 2004-03-01 |
| KR100721297B1 (ko) | 2007-05-28 |
| JP4328376B2 (ja) | 2009-09-09 |
| US20020168038A1 (en) | 2002-11-14 |
| CN1522488A (zh) | 2004-08-18 |
| KR20040007484A (ko) | 2004-01-24 |
| JP2004528768A (ja) | 2004-09-16 |
| ATE330364T1 (de) | 2006-07-15 |
| DE60212355D1 (de) | 2006-07-27 |
| CN100442655C (zh) | 2008-12-10 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6483391B1 (en) | System for controlling the amplitude of an oscillator | |
| JP4328376B2 (ja) | 周波数合成回路、通信装置、周波数制御方法、周波数制御回路、周波数制御システム、およびコンピュータ読取可能な記録媒体 | |
| CN101917186B (zh) | 用于频率合成器的校准技术 | |
| EP2140549B1 (en) | Oscillator signal stabilization | |
| TW200935746A (en) | Dynamic biasing of a VCO in a phase-locked loop | |
| JP2004528768A5 (https=) | ||
| US5448763A (en) | Apparatus and method for operating a phase locked loop frequency synthesizer responsive to radio frequency channel spacing | |
| EP2590263B1 (en) | Apparatus and method for fast Phase Locked Loop (PLL) settling for cellular Time-Division Duplex (TDD) communications system | |
| US20120074998A1 (en) | Integrated circuit device, electronic device and method for compensating frequency drift of a controllable oscillator | |
| US5175511A (en) | Phase-locked loop synthesizer for use in tdm communications system | |
| US7386064B2 (en) | Communication semiconductor integrated circuit device and a wireless communication system | |
| US20100073095A1 (en) | Frequency Synthesizer and Radio Transmitting Apparatus | |
| US7148754B2 (en) | Self-tunable phase lock loop | |
| US7696829B2 (en) | Frequency synthesizer and method | |
| CA2152181C (en) | Apparatus and method for enabling elements of a phase locked loop | |
| HK1061748B (en) | System for controlling the frequency of an oscillator | |
| US20090128242A1 (en) | Frequency generation in a wireless communication unit | |
| EP1677421A1 (en) | Selectively pretuning and updating a phase lock loop | |
| HK1180464B (en) | Fast phase locked loop (pll) settling | |
| JP2001211073A (ja) | Pll周波数シンセサイザ及びその制御方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| AK | Designated states |
Kind code of ref document: A1 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ OM PH PL PT RO RU SD SE SG SI SK SL TJ TM TN TR TT TZ UA UG UZ VN YU ZA ZM ZW |
|
| AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
| 121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
| AK | Designated states |
Kind code of ref document: C1 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ OM PH PL PT RO RU SD SE SG SI SK SL TJ TM TN TR TT TZ UA UG UZ VN YU ZA ZM ZW |
|
| AL | Designated countries for regional patents |
Kind code of ref document: C1 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
| CFP | Corrected version of a pamphlet front page |
Free format text: REVISED ABSTRACT RECEIVED BY THE INTERNATIONAL BUREAU AFTER COMPLETION OF THE TECHNICAL PREPARATIONS FOR INTERNATIONAL PUBLICATION |
|
| WWE | Wipo information: entry into national phase |
Ref document number: 2002721582 Country of ref document: EP |
|
| WWE | Wipo information: entry into national phase |
Ref document number: 028075218 Country of ref document: CN |
|
| WWE | Wipo information: entry into national phase |
Ref document number: 2002578641 Country of ref document: JP |
|
| WWE | Wipo information: entry into national phase |
Ref document number: 1020037012890 Country of ref document: KR |
|
| WWP | Wipo information: published in national office |
Ref document number: 2002721582 Country of ref document: EP |
|
| REG | Reference to national code |
Ref country code: DE Ref legal event code: 8642 |
|
| WWG | Wipo information: grant in national office |
Ref document number: 2002721582 Country of ref document: EP |