WO2002048880A3 - Unterbrecher-steuereinrichtung - Google Patents
Unterbrecher-steuereinrichtung Download PDFInfo
- Publication number
- WO2002048880A3 WO2002048880A3 PCT/EP2001/014792 EP0114792W WO0248880A3 WO 2002048880 A3 WO2002048880 A3 WO 2002048880A3 EP 0114792 W EP0114792 W EP 0114792W WO 0248880 A3 WO0248880 A3 WO 0248880A3
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- interrupt
- processor
- interfaces
- priority value
- branching
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/48—Program initiating; Program switching, e.g. by interrupt
- G06F9/4806—Task transfer initiation or dispatching
- G06F9/4812—Task transfer initiation or dispatching by interrupt, e.g. masked
Abstract
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/204,122 US20030172215A1 (en) | 2000-12-16 | 2001-12-14 | Interrupt- controller |
JP2002550524A JP2004516547A (ja) | 2000-12-16 | 2001-12-14 | 中断制御装置 |
EP01990568A EP1417579A2 (de) | 2000-12-16 | 2001-12-14 | Unterbrecher-steuereinrichtung |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE10062995.4 | 2000-12-16 | ||
DE10062995A DE10062995A1 (de) | 2000-12-16 | 2000-12-16 | Unterbrecher-Steuereinrichtung |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2002048880A2 WO2002048880A2 (de) | 2002-06-20 |
WO2002048880A3 true WO2002048880A3 (de) | 2004-02-26 |
Family
ID=7667591
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/EP2001/014792 WO2002048880A2 (de) | 2000-12-16 | 2001-12-14 | Unterbrecher-steuereinrichtung |
Country Status (5)
Country | Link |
---|---|
US (1) | US20030172215A1 (de) |
EP (1) | EP1417579A2 (de) |
JP (1) | JP2004516547A (de) |
DE (1) | DE10062995A1 (de) |
WO (1) | WO2002048880A2 (de) |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20030004763A (ko) * | 2001-07-06 | 2003-01-15 | 삼성전자 주식회사 | 인터럽트 처리장치 |
CN100382017C (zh) * | 2002-07-09 | 2008-04-16 | 徐肇昌 | 子序网模块及其调用方法 |
WO2004114132A1 (ja) * | 2003-06-20 | 2004-12-29 | Fujitsu Limited | 割り込み制御方法、割り込み制御装置及び割り込み制御プログラム |
EP1531395A1 (de) * | 2003-11-17 | 2005-05-18 | Infineon Technologies AG | Verfahren zum Ermitteln von Informationen über Prozesse bei der Ausführung eines Programms in einer programmgesteuerten Einheit |
CN101128808A (zh) * | 2005-02-28 | 2008-02-20 | 皇家飞利浦电子股份有限公司 | 具有中断控制器的数据处理系统和中断控制方法 |
GB2433794B (en) | 2005-12-21 | 2010-08-18 | Advanced Risc Mach Ltd | Interrupt controller utiilising programmable priority values |
FR2896934A1 (fr) * | 2006-02-01 | 2007-08-03 | Parrot Sa | Composant integre comprenant des circuits de gestion de l'alimentation et de gestion des etats d'urgence |
JP5308383B2 (ja) * | 2010-03-18 | 2013-10-09 | パナソニック株式会社 | 仮想マルチプロセッサシステム |
JP7249968B2 (ja) * | 2020-03-09 | 2023-03-31 | 株式会社東芝 | 情報処理装置およびストレージ |
CN113138949A (zh) * | 2021-04-29 | 2021-07-20 | 上海阵量智能科技有限公司 | 中断控制器、中断控制方法、芯片、计算机设备以及介质 |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3984820A (en) * | 1975-06-30 | 1976-10-05 | Honeywell Information Systems, Inc. | Apparatus for changing the interrupt level of a process executing in a data processing system |
WO1999034298A1 (en) * | 1997-12-31 | 1999-07-08 | Intel Corporation | Apparatus and method for initiating hardware priority management by software controlled register access |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4972342A (en) * | 1988-10-07 | 1990-11-20 | International Business Machines Corporation | Programmable priority branch circuit |
US5287523A (en) * | 1990-10-09 | 1994-02-15 | Motorola, Inc. | Method for servicing a peripheral interrupt request in a microcontroller |
JPH0721035A (ja) * | 1993-07-02 | 1995-01-24 | Mitsubishi Denki Eng Kk | データ処理装置 |
US5850555A (en) * | 1995-12-19 | 1998-12-15 | Advanced Micro Devices, Inc. | System and method for validating interrupts before presentation to a CPU |
US6021458A (en) * | 1998-01-21 | 2000-02-01 | Intel Corporation | Method and apparatus for handling multiple level-triggered and edge-triggered interrupts |
JP3097648B2 (ja) * | 1998-02-04 | 2000-10-10 | 日本電気株式会社 | 情報処理装置及び情報処理方法 |
US6081867A (en) * | 1998-05-20 | 2000-06-27 | Sony Corporation | Software configurable technique for prioritizing interrupts in a microprocessor-based system |
KR100317237B1 (ko) * | 1999-10-01 | 2001-12-22 | 윤종용 | 유사 벡터 방식의 인터럽트 컨트롤러 및 그것의 인터럽트 처리 방법 |
-
2000
- 2000-12-16 DE DE10062995A patent/DE10062995A1/de not_active Ceased
-
2001
- 2001-12-14 US US10/204,122 patent/US20030172215A1/en not_active Abandoned
- 2001-12-14 JP JP2002550524A patent/JP2004516547A/ja active Pending
- 2001-12-14 EP EP01990568A patent/EP1417579A2/de not_active Withdrawn
- 2001-12-14 WO PCT/EP2001/014792 patent/WO2002048880A2/de not_active Application Discontinuation
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3984820A (en) * | 1975-06-30 | 1976-10-05 | Honeywell Information Systems, Inc. | Apparatus for changing the interrupt level of a process executing in a data processing system |
WO1999034298A1 (en) * | 1997-12-31 | 1999-07-08 | Intel Corporation | Apparatus and method for initiating hardware priority management by software controlled register access |
Non-Patent Citations (1)
Title |
---|
ANONYMOUS: "CEVF-3 V3.2 Dashboard Controller-Emulator", 29 July 1999, MICRONAS INTERMETALL, XP002260202 * |
Also Published As
Publication number | Publication date |
---|---|
JP2004516547A (ja) | 2004-06-03 |
EP1417579A2 (de) | 2004-05-12 |
US20030172215A1 (en) | 2003-09-11 |
WO2002048880A2 (de) | 2002-06-20 |
DE10062995A1 (de) | 2002-07-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0747816A3 (de) | Verfahren und System für Hochleistungsmehrdrahtverarbeitung in einem Datenverarbeitungssystem | |
WO2002048880A3 (de) | Unterbrecher-steuereinrichtung | |
WO2000052564A3 (en) | Graphical user interface engine for embedded systems | |
EP1821186A3 (de) | Virtuelles Speichersystem und Steuerverfahren dafür | |
AU2003227411A1 (en) | Processor system, task control method on computer system, computer program | |
WO1999050800A3 (en) | Vending machine dual bus architecture | |
WO2001022215A8 (en) | Mechanism for implementing multiple thread pools in a computer system to optimize system performance | |
JPH02224055A (ja) | 命令の多機能ユニットへの同時ディスパッチのための方法及び装置 | |
TW200712875A (en) | Method for fast switching between different operating systems in computer device with multiple operating systems | |
WO2005121966A3 (en) | Cache coherency maintenance for dma, task termination and synchronisation operations | |
AU1045399A (en) | Cache memory operation | |
TW331605B (en) | Interrupt control device. | |
US7200719B2 (en) | Prefetch control in a data processing system | |
GB2394330A (en) | A method and an architecture for programming and controlling access of data and instructions | |
WO2002048881A3 (de) | Unterbrecher-steuereinrichtung mit prioritätsvorgabe | |
WO2001038970A3 (en) | Buffer memories, methods and systems for buffering having seperate buffer memories for each of a plurality of tasks | |
WO2010120676A1 (en) | Processor with assignable general purpose register set | |
US8473728B2 (en) | Interrupt handling | |
EP3304327B1 (de) | Verfahren und vorrichtung für split-burst-bandbreitenarbitrierung | |
CA2202156A1 (en) | Gate-a20 and cpu reset circuit for microprocessor-based system | |
US7952993B2 (en) | Automatic network connection device and method thereof | |
US6910119B1 (en) | Instruction pipe and stall therefor to accommodate shared access to return stack buffer | |
CN100410881C (zh) | 电子装置和控制方法 | |
US20020010823A1 (en) | Multimaster bus system and method for operating the multimaster bus system | |
WO2005059747A3 (de) | Anordnung und verfahren zur fernabschaltung einer rechnereinheit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): JP US |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2001990568 Country of ref document: EP |
|
ENP | Entry into the national phase |
Ref country code: JP Ref document number: 2002 550524 Kind code of ref document: A Format of ref document f/p: F |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 10204122 Country of ref document: US |
|
WWP | Wipo information: published in national office |
Ref document number: 2001990568 Country of ref document: EP |
|
WWW | Wipo information: withdrawn in national office |
Ref document number: 2001990568 Country of ref document: EP |