WO2000077599A1 - Systeme et procede de traitement de l'information; procede et dispositif d'attribution de taches; programme de stockage de supports - Google Patents
Systeme et procede de traitement de l'information; procede et dispositif d'attribution de taches; programme de stockage de supports Download PDFInfo
- Publication number
- WO2000077599A1 WO2000077599A1 PCT/JP2000/003973 JP0003973W WO0077599A1 WO 2000077599 A1 WO2000077599 A1 WO 2000077599A1 JP 0003973 W JP0003973 W JP 0003973W WO 0077599 A1 WO0077599 A1 WO 0077599A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- satisfaction
- task
- processor
- variable
- power consumption
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/324—Power saving characterised by the action undertaken by lowering clock frequency
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/329—Power saving characterised by the action undertaken by task scheduling
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Definitions
- the present invention relates to reducing the power consumption of an information processing system, and in particular, by appropriately controlling the operating frequency of a processor (CPU: Central Processing Unit) that plays a central role in data processing in the system.
- the present invention relates to a power saving type information processing system and a control method thereof. More specifically, the present invention relates to an information processing system that saves power while maintaining the service quality of the system, and a control method thereof.
- PC personal computers
- system workstations
- desktop type and notebook type have been developed and marketed.
- notebook-type computers are designed and manufactured to be small and light in consideration of their portable and portable use outdoors.
- One feature of notebook PCs is that they are “battery-powered”, which can be driven by a built-in battery. This is to ensure that commercial power is not available and that it can be used anywhere.
- the battery built into a notebook PC is generally a “battery” that is formed by connecting a plurality of rechargeable battery cells (also called “rechargeable batteries”) such as lithium-ion. It takes the form of “no-soku”.
- Such batteries can be reused by charging, but the charge capacity per charge is only a few hours at most when converted to the operation time of the system. In addition, it takes about the same charging time as the operation time. For this reason, various efforts have been made to save power in order to extend the battery life at least.
- One of the features of notebook PCs is that they actively introduce power saving functions.
- power saving of a computer is realized by reducing the driving power itself of each electric circuit component in the system. Also, the operating status (activity) in the system is low. This is also achieved by appropriately reducing or shutting down the power supply to hardware components that have been dropped or remain unused.
- the latter type of power saving function is sometimes called "power management" in particular.
- Examples of the form of power management implemented in the PC include turning off the power of the LCD (liquid crystal display) and its backlight, and stopping the rotation mode of the hard disk drive (HDD).
- Devices such as LCD units and HDDs occupy a large part of the total power consumption of the system, so it can be said that the power saving effect of LCD off and HDD off is extremely high.
- CPU CentralPRocsEsngInit
- CPU also accounts for about one-fourth of the total power consumption of the system, so expectations for power saving are high.
- a typical method for achieving power management of a CPU is achieved by suppressing the operating frequency.
- the power consumption of a circuit component is determined by the amount of current passing through the transistor and gate (ie, resistor) per unit time. That is, power consumption increases almost in proportion to the increase in operating frequency. Conversely, by gradually lowering the operating frequency according to the CPU load status, the power passing through the gate is reduced. This means that the flow rate can be suppressed, thereby reducing power consumption. Power consumption can be further reduced by lowering the power supply voltage as the operating frequency decreases.
- a CPU that can be driven at an operating frequency exceeding 300 MHz consumes the battery capacity in a short time if it runs at full power all the time, and not all tasks require the full operation of the CPU. ⁇ There are tasks that can provide sufficient quality of service even in the operating mode of the downed CPU. Alternatively, if the system is waiting for user input, clocking down the CPU has little adverse effect on user satisfaction.
- Real-time tasks are, in short, processes that must be completed before a fixed deadline (eg, deadline), such as MPE (Moving Picture Experts Group) compressed.
- a fixed deadline eg, deadline
- MPE Motion Picture Experts Group
- Frame processing is performed, deadlines are not maintained, and frames that could not be completed before processing of the next frame are “frame dropped” or “duplication” of frames.
- applications that involve video playback 'synthesis or speech synthesis' recognition require real-time performance and impose a heavy load on the CPU.
- the power management of cPU means a decrease in its performance, so it has a relationship between system service quality and trade-off. Therefore, it is preferable to perform power management of the CPU within a range allowed by the response time of the system from the viewpoint of optimizing the entire system.
- An object of the present invention is to provide an excellent information processing system and a control method therefor that can achieve power saving by appropriately suppressing the operating frequency of a processor that plays a central role in data processing in the system. To do so.
- a further object of the invention is to maintain the quality of service of the system
- An object of the present invention is to provide an excellent information processing system capable of suppressing power consumption by suppressing an operating frequency of a processor and a control method thereof.
- a further object of the present invention is to provide an excellent information processing system and a control method therefor that can suppress the operating frequency of the processor within the range allowed by the response time of the system and save power. Is to do.
- the present invention 1 has been made in consideration of the above-mentioned problem, and includes a processor whose operation speed is variable, and in which the service quality is improved and the power consumption is increased as the operation speed of the processor is increased.
- (C) Satisfaction evaluation means which is activated in response to a request from the scheduling means and evaluates satisfaction with the service provided by the evening.
- the present invention relates to a control method of an information processing system of a type including a processor having a variable operation speed, in which service quality is improved and power consumption is increased as the operation speed of the processor is increased,
- the present invention provides a trade-off formed between the service quality and the power consumption in a computer system of a type in which the service quality is improved and the power consumption is increased with an increase in the operation speed of a processor with a variable operation speed
- (C) a satisfaction evaluation module which starts in response to a request from the scheduling means and evaluates the degree of satisfaction with the service provided by the evening.
- the present invention also provides a task allocation control method in an information processing system of a type that manages and controls the execution of a program by a processor in units of tasks.
- the present invention also provides a task allocation control device in an information processing system of a type that manages and controls the execution of a program by a processor in units of tasks,
- (B) means for acquiring a water quantity variable which is reduced in accordance with occurrence of an overload of the processor and which approaches a predetermined value at a fixed rate every unit time;
- (C) means for adding the water flow variable to the task water supply variable
- (D) means for allocating a task in response to the hydration variable exceeding a threshold value and subtracting a predetermined value from the hydration variable of the task;
- (E) means for attempting to cancel the task execution in response to the hydration variable not exceeding the threshold value.
- the present invention has a tangible form of a computer program for causing a computer system of a type that manages and controls the execution of a program by a processor in units of tasks to control the task allocation on the computer system.
- the target satisfaction degree of the entire information processing system is evaluated based on the weighted average of the satisfaction degree regarding power consumption and the satisfaction degree regarding service quality of each task.
- we calculated the power consumption satisfaction based on the predicted value of the processor power consumption, and set the operating frequency of the processor so that the power consumption satisfaction approaches the target satisfaction of the whole system.
- the operating frequency of the processor can be suppressed to save power.
- the program providing medium is a medium for providing a computer program in a tangible and computer-readable format to a general-purpose computer system capable of executing various programs and codes.
- the medium is CD (Compact D isc), FD (Floppy D isc), MO (Magneto-Opti
- the form of the storage medium is not particularly limited, such as a removable and portable storage medium such as ca 1 disc) or a transmission medium such as a network (a network can be any type of radio or ⁇ -ray).
- Such a program providing medium defines a structural or functional cooperative relationship between the combination program and the providing medium to realize the functions of a predetermined computer program on a computer system. Things.
- a predetermined computer program into a computer system via a program providing medium related to the present invention, a cooperative action is exerted on the computer system, and The same operation and effect as those of the processing system and the control method can be obtained.
- FIG. 1 is a diagram schematically showing a hardware configuration of a typical information processing system suitable for realizing the present invention.
- FIG. 2 is a diagram schematically illustrating an internal configuration of a clock generator that supplies an operation clock to a processor.
- FIG. 3 is a diagram schematically showing a scheduling / mechanism in the information processing system.
- Figure 4 shows the resource allocation and power management mechanisms of the information processing system 10. It is the figure which showed force nism schematically.
- FIG. 5 is a flowchart showing a processing procedure performed in the scheduling module.
- FIG. 6 is a flowchart showing a processing procedure executed in the power management module.
- FIG. 7 is a flowchart showing a processing procedure performed in the full evaluation module.
- FIG. 1 schematically shows a hardware configuration of an information processing system 10 suitable for realizing the present invention.
- the information processing system 10 may be, for example, a general-purpose computer system called “workstation” or “personal computer”. Hereinafter, each part will be described.
- the processor 11 is a main controller that comprehensively controls the operation of the entire information processing system 10.
- the processor 11 is a CPU (Central 1 Processor Unit) or an MPU (Micro Processor Unit). it).
- the processor 11 executes various application programs under the control of an operating system (OS).
- OS operating system
- the processor 11 of the present embodiment uses a clock generator 50 (described later) It is driven in synchronization with the supplied operation clock signal of a predetermined frequency. Further, the processor 11 can change the operating frequency during operation, but as the operating frequency increases, the processing speed, that is, the performance increases, and the power consumption also increases.
- the node 12 is a common signal transmission line composed of a number of bus signal lines such as an address bus, a data bus, a control bus, and the like.
- bus signal lines such as an address bus, a data bus, a control bus, and the like.
- a PCI Peripheral Computer
- I nterco nn ect Roh 'Suya I SA (I ndu stry s t and ard A rchitecture) Roh's forces s corresponds to this.
- Each peripheral device connected to the bus contains an I / O register to which one unique address (or memory address) is allocated.
- the processor 11 (more specifically, the software program executed by the processor 11) specifies a 1 / address to execute a command at the I / O register of the peripheral device. The desired control can be executed by reading and writing.
- the RAM (Romance Access Memory) 13 is a writable memory used to load a program executed by the processor 11 and to temporarily store work data.
- the RAM 13 is usually composed of a plurality of DRAM (Dynamic RAM) chips.
- the ROM (Read Only Memory) 14 is a read-only non-volatile memory in which stored data is permanently written during manufacturing. : On the OM 14, for example, a self-diagnosis test program (P0ST) that is executed when the system 10 is powered on, or hardware Stores a code group (BIOS) for executing input / output operations.
- the ROM 14 may be of a type capable of erasing and rewriting, such as EE PROM (Electrically Erasable and Programmable ROM).
- the keyboard / mouse controller (KMC) 15 is a device that receives a command input from a user through an input device 6 such as a keyboard and a mouse.
- the KMC 15 issues an interrupt request to the processor 11 in response to occurrence of a character input from the keyboard or a coordinate instruction input from the mouse.
- the display controller 17 is a peripheral controller that controls a drawing process in the display unit 18 and includes a frame buffer (not shown) that temporarily stores the drawing data.
- the display section 18 includes a CRT (Cathode Ray Tube: cathode ray tube) display and an LCD iquid Crystal Display (liquid crystal display).
- the screen displays processing data and command input.
- the GU I (Graphica 1 User Interface) work screen (window) including menus is displayed.
- the external storage device 19 is a relatively large-capacity rewritable and non-volatile storage device such as a hard disk drive (HDD), for example. Used to install files.
- the external storage device 19 is, for example, a relatively large-capacity, rewritable and non-volatile storage device such as a hard disk drive (HDD) for storing data files and programs. To install files Used for
- the media drive 20 is a device for removably loading a cartridge-type media and damaging the carried data on the media surface.
- the media include MO (Magneto-Opticalc), CD-ROM, and DVD (Digital1 VersatiledDisc), which are removable and portable media from the system 10.
- MO Magnetic-Opticalc
- CD-ROM Compact Disc
- DVD Digital1 VersatiledDisc
- a power management program code embodying the present invention is tangibly stored on a medium in a computer-readable file format, distributed through such a medium, and externally stored by a medium drive 20. It can be installed in device 19.
- the network interface 21 connects the information processing system 10 to a network according to a predetermined communication protocol (for example, TCP CPIP (Transmission Control Protocol Protocol)). It is a device for There are multiple computer systems on the network (hereinafter also called “remote 'systems: not shown”). Between systems on the network, for example, a computer-readable program header can be transmitted in a tangible form by, for example, a packet exchange method.
- the information processing system 10 of the present embodiment can also receive a power management program file embodying the present invention from a remote system via a network.
- the clock generator 50 is a device for supplying a clock signal for synchronous driving to the processor 11 and the like. Clock of this embodiment The generator 50 is capable of variably controlling the frequency of the output clock signal, but the details will be described later.
- FIG. 2 schematically shows the internal configuration of the clock generator 50.
- the clock generator 50 includes a clock / pulse generation unit 60 and a clock / pulse generation control unit 70.
- the clock / pulse generator 60 includes a crystal oscillator 61, a first PLL (Phase Lock Loop) circuit 62A, a second PLL circuit 62B, and a first frequency divider 63. A and a second frequency divider 63B.
- the crystal oscillator 62 generates a pulse of a predetermined period based on the material characteristics of the crystal, and each of the PLL circuits 62A and 62B multiplies the generated pulse period by a double, and each of the divided periods 63A and 63B By further dividing the pulse period, a predetermined frequency can be generated and output to the outside.
- the clock 'pulse generation unit 60 has software isolation and a division ratio which are software programmable, and is controlled by the clock' pulse generation control unit 70.
- the clock / pulse generation control unit 70 is connected to the bus 12 and It is equipped with an I / O register where a predetermined I / O address is allocated.
- a part of the I / O register is used as a frequency control register (FRQ CR) 72 (the I / O address is, for example, address #fffff 80), and the other part is It is used as a standby control register (St and by Contro 1 Register: STB CR) 73.
- FRQ CR frequency control register
- STB CR standby control register
- the command transmitted by the processor 11 1 (more specifically, the program 'code executed by the processor 11) by specifying the address is transferred to the I / O device via the bus-in interface 71 1. Written on Register evening 72 or 73.
- a clock ratio and a frequency division ratio for controlling the operation of the clock pulse generator 60 are written.
- the clock frequency control circuit 74 responds to the update. Change the frequency of the clock supplied to the processor 11 to a specified value by changing the scaling ratio of the PLL circuits 62A and 62B and the dividing ratio of the frequency dividers 63A and 63B in the pulse generator 60. .
- the standby control circuit 75 When a standby start / end command (tentative name) is written in the standby control register, the standby control circuit 75 causes the clock / pulse generator 60 to enter the standby mode or return from the standby mode.
- the standby mode itself is not directly related to the gist of the present invention, and will not be further described herein.
- the processor 11 used in this embodiment has a clock generator 50 It is assumed that the power consumption and performance (ie, satisfaction with real-time tasks) can be controlled by changing the supplied operating frequency. In the following description, for convenience, it is assumed that the power consumption of the processor 11 is substantially proportional to its operating frequency.
- the processor 1] of the present embodiment is a background that executes a task required by an application in order to appropriately control a trade-off relationship formed between its performance and power consumption. Executes three functional modules.
- the scheduling module determines which task the processor 11 should execute at each point in time, and performs a process of transferring control to the task according to the determination result.
- the power management module is started periodically to estimate the power consumption of the processor 11 and set the operating frequency. More specifically, the power consumption of the processor 11 is predicted to calculate the degree of satisfaction with respect to the power consumption, and the operation in which the degree of satisfaction with respect to the power consumption is closest to the target satisfaction degree of the entire system 10. Set to frequency. The goal satisfaction is calculated by the satisfaction evaluation module described in the next paragraph.
- the satisfaction evaluation module evaluates how well each task can provide a satisfactory service.
- the satisfaction evaluation module starts in response to a request from the scheduling module.
- the degree of satisfaction regarding power consumption and the quality of service Based on the weighted average of the satisfaction levels, the target satisfaction level for the entire system 10 is calculated.
- Satisfaction is evaluated by calculating two types of satisfaction: the degree of satisfaction that takes into account the effects of task thinning and the degree of satisfaction that does not take into account the effects of thinning.
- the satisfaction is represented by a real number of 0.0 to 1.0.
- each task executed by the processor 11 is scheduled with reference to a trade-off relationship formed between the performance of the processor 11 and power consumption.
- FIG. 3 schematically shows a scheduling mechanism in the information processing system 10.
- Application programs executed in the processor 11 are managed and controlled in units of tasks. Tasks that the application has requested to execute are placed in a queue called an executable task queue.
- the dispatcher When the dispatcher is notified of the task to be performed, it removes it from the executable task queue and starts executing the task. In addition, the task deadline is notified to the deadline's error detection timer.
- the deadline / miss detection timer sets a timer on the deadline to determine whether the task is completed before the timer disappears, that is, whether the deadline for each task is being followed. To detect. D If a task that is not completed before the drain is detected, that is, a deadline miss, the processor 11 is notified of an overload of the processor 11 for thinning processing.
- the deadline / miss detection timer is a timer having a function of generating an interrupt to the processor 11 at a set time, and a plurality of times can be set at the same time.
- the decimation process activates the Cancel 'signal to cancel this task in response to the overload notification.
- the resource allocation and power management mechanism receives the cancel signal and controls the allocation and power management of the processing resources of the processor 11 so as to establish a trade-off relationship between the performance and the power consumption of the processor 11. Control.
- the above-described thinning-out processing performs processing for thinning out the activation of the real-time task and maintaining the service quality (that is, satisfaction level) provided by the system 10 to the user at a constant level.
- the service quality that is, satisfaction level
- two variables are introduced to control the task dispatch timing: a submersion variable and a water volume variable.
- the water flow variable is a variable that indicates the rate at which the load on the system 10 is reduced by thinning out the execution of each task.A certain amount is reduced due to the occurrence of overload, and periodically approaches 1.0 at a constant rate. It is supposed to.
- the submersion variable is a variable indicating the capacity equivalent to the comparison result of the service quality satisfaction and the average satisfaction, and takes a value of 0.0 to 2.0.
- the task with the earliest deadline is transferred to the dispatch mechanism.
- the submersion variable value is Reduced by one.
- a cancel signal is issued, and the task is skipped.
- the cooperative operation using the water quantity variable and the water supply variable is that if water is added and the water storage exceeds a certain value, the water supply reverses and the water is discharged (that is, the task is dispatched). This is equivalent to the operation where the priming does not reverse (ie, the task is not dispatched) unless'; ⁇ : is set to a certain value.
- FIG. 4 schematically illustrates the mechanism of resource allocation and power management in the present embodiment.
- resource allocation and power management a weighted average of satisfaction with power consumption and satisfaction with service quality for each task is obtained. Then, the overall satisfaction of the system 10 indicated by the weighted average value is fed back, and the power management, that is, the operating frequency of the processor 11 is determined.
- a weight factor may be applied in consideration of power consumption and attention to each task.
- the degree of attention to a task means, for example, the priority of task execution.
- control system for power management In the control system for power management, the difference between the degree of satisfaction with the power consumption calculated by the power management module and the degree of satisfaction with the entire system 10 indicated by the weighted average is accumulated in the accumulator. Is fed back to the power management module. On the other hand, a control system for resource allocation is provided for each task being executed.
- FIG. 5 shows, in the form of a flowchart, a processing procedure executed in the scheduling module. The following describes each step of this flowchart.
- step S11 it is determined whether or not there is an executable task in the execution "J function task" queue.
- the executable task queue determines the executable state requested by the application. It has a data structure that holds the list in the form of a list.In this embodiment, it is implemented so that the deadline can be taken out in order from the earliest one.
- the sleep state is, as it is, a state in which the operation state of the system 10 is reduced.
- various forms are possible, such as cutting off power supply to peripheral devices such as the hard disk device 19 and the display 18. Operation itself, since the gist of the present invention is not directly related, it will not be described further herein.
- interrupt factor is the occurrence of a user input via the input device 16 such as a keyboard or a mouse.
- the system 10 calculates the sleep time, that is, the time from the start of the sleeve to the occurrence of the interrupt (step S13). The calculation of this time is based on the system time measured by the real-time clock (described above). Time is used. Then, the calculated sleep time is added to the total sleep time of the system 10 (step S14).
- This “total sleep time” is a variable used by the power management module to calculate the utilization rate of the processor 11 (described later), and is the current time since the last time the power management module was started. Means the total sleep time until
- step S11 the process proceeds to step S15, where the task with the earliest deadline in the executable task 'queue is assigned to the variable T.
- the deadline of task T is set as a deadline miss detection timer (step S16), and control of the system 10 is given to the task D (step S17).
- the deadline miss detection timer has a function of generating an interrupt to the processor 11 at a set time, and can set a plurality of times at the same time (described above).
- step S14 If an interrupt occurs in the sleeve state and the sleeve time is processed (step S14), or if an interrupt occurs during execution of task T (step S18), the process proceeds to step S19. It proceeds to accept the interrupt request, and then verifies the interrupt factor in step S20.
- the interrupt source is an interrupt from the task start time
- a series of processes formed in steps S21 to S24 are performed.
- This series of processing is, in short, a pre-processing for the next execution of a periodically executed task (hereinafter referred to as task T).
- the “task start timer” here refers to the processor at the set time. This is a timer that has a function to generate an interrupt to the server 11 and can set multiple times at the same time.
- step S21 the water variable is added to the submersion variable of task T.
- the hydrated variable of task T is a variable that indicates the value of the capacity; that is, the result of comparing the service quality satisfaction and the ⁇ -satisfaction satisfaction with task T, and takes a value from 0.2 to 2. ⁇ .
- Submersion variables are used to thin out real-time tasks (see below).
- the water flow variable is reduced by a certain amount due to the occurrence of a negative ⁇ with respect to the processor 11 and periodically approaches 1.0 at a constant ratio. Take a value.
- the value of the water variable indicates the rate at which the load on the processor 11 is reduced by thinning out the execution of each task. In other words, when the water flow variable value is 1.0, no tasks are thinned out, and when it is 0.0, all the tasks are thinned out and no tasks are started.
- step S22 it is determined whether or not the watering variable of task ⁇ ⁇ ⁇ is smaller than 1.0. If the result of the determination is negative, 1.0 is subtracted from the watering variable of task ((step S22). 2 3), add task ⁇ ⁇ to the executable task queue (step S 24), and return to step S 11. If the result of the determination in step S22 is affirmative, a cancel 'routine (described later) of the satisfaction evaluation module is called.
- step S21 and S22 the cooperative operation using the water flow variable and the submersion variable is that if water is added and the stored water exceeds a certain value, the submersion will be inverted and discharged. Dispatch)), but This is equivalent to the operation in which the submersion does not reverse unless the water storage amount is less than a certain value (that is, the task is not dispatched).
- step S20 if the interrupt source is an interrupt from the deadline / miss detection, the process formed in steps S25 to S29 is performed.
- this process is a process of canceling a failed task and preparing a line for another task.
- step S25 the water quantity variable is multiplied by the throttle speed variable, and a cancel 'routine (described later) of the satisfaction evaluation module is called (step S26).
- the “throttle speed variable” here is a variable that indicates the rate at which the water flow variable value is reduced when the system 10 is overloaded.
- the aperture speed variable value is a real number between 0.0 and 1.0, and can be freely set by the system 10 designer, for example, taking into account the application characteristics and the system 10 performance. .
- step S11 Proceed to 8 to remove task T from the executable task queue. Next, after registering the execution start time of the next cycle in the evening start time, the process returns to step S11.
- step S18 If no interruption occurs in step S18, the satisfaction evaluation module completion procedure is called to complete the module (step S27). Next, steps S28 and S29 are executed in order to cancel the failed task and prepare for execution of another task, and then return to step S11.
- the power management module is activated every time determined by the system 10 (eg, every 10 milliseconds). And scheduling
- -Calculate the utilization of processor 11 by referring to the total sleep time set by the module (described above). Further, a predicted value of the power consumption of the processor 11 is calculated from the calculated utilization rate and the current operating frequency. When the power consumption of the processor 11 is proportional to the operating frequency, the predicted value P of the power consumption can be calculated according to the following equation (1).
- P uPm + (1 _u) Ps equation (1)
- Pm the power consumption of the processor 11 operating at the maximum operating frequency
- Ps the power consumption of the processor 11 in the sleep mode
- f the operating frequency of processor 1 1
- fm processor 1
- FIG. 6 shows the processing procedure executed in the power management module in the form of a flowchart. Hereinafter, each step of this flowchart will be described.
- step S41 the utilization rate u of the processor 11 is calculated.
- the utilization rate u is obtained by the formula of (repetition period-total sleep time) / repetition period.
- the total sleep time is calculated by the scheduling module (described above).
- step S42 the power consumption P of the processor 11 is predicted (step S43).
- the expected power consumption P is obtained by applying the above equation (1) based on the utilization factor u and the current operating frequency f.
- step S444 the satisfaction regarding power consumption is subtracted by 3 (step S444).
- step S45 the operating frequency at which the satisfaction regarding power consumption is closest to the target satisfaction is calculated (step S45), and the operating frequency of the processor 11 is set.
- the operating frequency is set by clock access; I / O access to the frequency control register 72 in 50, and writing the multiplier and division ratio in the clock's pulse generator 60 ( See above and Figure 2).
- the power management module transitions to the sleep state and waits for the next startup time.
- the satisfaction evaluation module is for calculating the degree of satisfaction for each task.
- the satisfaction evaluation module can be freely set according to the type of service, such as “QoS level setting procedure”, “satisfaction evaluation procedure”, “cancel notification procedure”, and “completion notification procedure”.
- Use procedures are preferably implemented by the application program designer, not as a mechanism within the satisfaction assessment module.
- FIG. 7 shows, in the form of a flowchart, a processing procedure executed in the satisfaction evaluation module.
- FIG. 7 shows, in the form of a flowchart, a processing procedure executed in the satisfaction evaluation module.
- the satisfaction evaluation module is called as a cancel routine or a completion routine (see above and step S26 or S27 in FIG. 5).
- the former place In this case, a cancellation notification procedure is performed (step S51), and in the latter case, a completion notification procedure is performed (step S52).
- the return value (that is, the degree of impact on satisfaction) can be calculated, for example, according to Table 1 below. Table 1
- step S53 the degree of satisfaction in which the target degree of satisfaction does not consider cancellation is assigned to a variable d.
- step S54 max (1.0, min (0.0 Qos level + sensitivity xd)) is changed to Qos (Quality of S ervice) Assign to level.
- the “Qos level” is a value for estimating the quality of service currently provided to the user, and is a real number ⁇ : 0.0 or more.
- the sensitivity is a parameter that indicates how sensitively the QoS level should be changed with respect to the difference between the target satisfaction and the current satisfaction. It is a sudden value.
- Application ⁇ Program designers need to adjust sensitivity according to the characteristics of the application.
- a QoS level setting procedure is executed (step S55).
- This procedure is a function for setting the value of the QoS level. For example, consider a case in which an application that generates a moving image changes the frame rate of the generated moving image according to the value of the QoS level. Assume that the value of the QoS level is associated with the frame rate as shown in Table 2 below. Table 2
- the frame rate is set based on Table 2 above, and various parameters are set so that the application can appropriately perform processing according to the frame rate.
- step S56 a satisfaction evaluation procedure is called, and the result is substituted into "satisfaction without considering cancellation".
- the satisfaction evaluation procedure is a procedure for estimating the degree of satisfaction given to the user by the QoS set at the time, and returns a value from 0.0 to 1.0. The calculation is performed so that the satisfaction increases as the return value increases. For example, in the case of a video-generating application-task, satisfaction can be evaluated according to Table 3 below. Table 3
- the value of the QoS level is unique to satisfaction, but is not necessarily limited to this.
- the satisfaction level may be set to decrease rapidly as the frame rate decreases.
- step S57 a value obtained by multiplying the return value r of the cancellation notification procedure or the completion notification procedure by the satisfaction level not considering the cancellation is substituted for the satisfaction level.
- step S58 the target satisfaction is calculated according to the following equation (2) (step S58), and the entire processing routine ends.
- i Module Satisfaction + ⁇ Task Satisfaction Target Satisfaction 2 J ⁇ T ⁇ ⁇
- Equation (2) The present invention has been described in detail with reference to the specific examples. However, it is obvious that those skilled in the art can modify or substitute the embodiments without departing from the spirit of the present invention. That is, the present invention has been disclosed in the form of exemplification, and should not be construed as being limited. In order to judge the gist of the present invention, the column of claim 131 mentioned above should be considered.
- an excellent information processing system which can achieve power saving by appropriately suppressing the operating frequency of a processor which plays a central role in data processing in a system, A control method can be provided.
- an information processing system and a control method therefor evaluate a target satisfaction degree of the entire information processing system based on a weighted average of satisfaction regarding power consumption and satisfaction regarding service quality of each task. Calculate the degree of satisfaction with regard to power consumption based on the predicted value of power consumption, and set the operating frequency of the processor so that the degree of satisfaction with respect to power consumption approaches the target satisfaction degree of the entire system. Therefore, while maintaining the service quality of the system, Power consumption by suppressing the operating frequency of the
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Power Sources (AREA)
- Microcomputers (AREA)
Description
Claims
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/762,873 US6834354B1 (en) | 1999-06-16 | 2000-06-16 | Method and apparatus for assigning tasks in an information processing system to optimize power consumption versus performance of the system |
EP00939090A EP1115051A1 (en) | 1999-06-16 | 2000-06-16 | Information processing system, information processing method, method and apparatus for task assignment, and medium storing program |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP17021199A JP4123640B2 (ja) | 1999-06-16 | 1999-06-16 | 情報処理システム及びその制御方法、タスク割当て制御方法及び制御装置、並びにプログラム提供媒体 |
JP11/170211 | 1999-06-16 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2000077599A1 true WO2000077599A1 (fr) | 2000-12-21 |
Family
ID=15900741
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2000/003973 WO2000077599A1 (fr) | 1999-06-16 | 2000-06-16 | Systeme et procede de traitement de l'information; procede et dispositif d'attribution de taches; programme de stockage de supports |
Country Status (4)
Country | Link |
---|---|
US (1) | US6834354B1 (ja) |
EP (1) | EP1115051A1 (ja) |
JP (1) | JP4123640B2 (ja) |
WO (1) | WO2000077599A1 (ja) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10866455B2 (en) | 2017-10-19 | 2020-12-15 | Ppg Industries Ohio, Inc. | Display devices including photochromic-dichroic compounds and dichroic compounds |
Families Citing this family (30)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7366932B2 (en) * | 2002-10-30 | 2008-04-29 | Stmicroelectronics, Inc. | Method and apparatus to adapt the clock rate of a programmable coprocessor for optimal performance and power dissipation |
JP4175096B2 (ja) * | 2002-11-22 | 2008-11-05 | 日本電気株式会社 | クロック制御方式及び方法 |
JP4025260B2 (ja) | 2003-08-14 | 2007-12-19 | 株式会社東芝 | スケジューリング方法および情報処理システム |
TWI257544B (en) * | 2003-12-05 | 2006-07-01 | Acer Inc | Windows-based power management method and portable device using the same |
US7698575B2 (en) | 2004-03-30 | 2010-04-13 | Intel Corporation | Managing power consumption by requesting an adjustment to an operating point of a processor |
JP3862715B2 (ja) * | 2004-06-01 | 2006-12-27 | 株式会社ソニー・コンピュータエンタテインメント | タスク管理方法、タスク管理装置、半導体集積回路、電子装置、およびタスク管理システム |
US7343502B2 (en) | 2004-07-26 | 2008-03-11 | Intel Corporation | Method and apparatus for dynamic DLL powerdown and memory self-refresh |
JP2006178854A (ja) * | 2004-12-24 | 2006-07-06 | Toshiba Corp | 電子回路 |
CN100527089C (zh) * | 2005-04-27 | 2009-08-12 | 松下电器产业株式会社 | 信息处理装置中的功率控制装置 |
US8620713B2 (en) * | 2005-07-15 | 2013-12-31 | Sap Ag | Mechanism to control delegation and revocation of tasks in workflow system |
TW200723632A (en) * | 2005-12-15 | 2007-06-16 | Inventec Corp | Current overload status-informing system and the method |
US8032889B2 (en) | 2006-04-05 | 2011-10-04 | Maxwell Technologies, Inc. | Methods and apparatus for managing and controlling power consumption and heat generation in computer systems |
JP4370336B2 (ja) * | 2007-03-09 | 2009-11-25 | 株式会社日立製作所 | 低消費電力ジョブ管理方法及び計算機システム |
US10339227B1 (en) | 2007-06-08 | 2019-07-02 | Google Llc | Data center design |
US20110099404A1 (en) * | 2008-06-25 | 2011-04-28 | Nxp B.V. | Electronic device, method of controlling an electronic device, and system-on-chip |
JP5309815B2 (ja) * | 2008-09-09 | 2013-10-09 | 富士通株式会社 | 電力供給管理装置および電力供給管理方法 |
US20100106994A1 (en) * | 2008-10-27 | 2010-04-29 | David Carroll Challener | Method, apparatus, and system for adapting power consumption |
US9172117B2 (en) * | 2008-12-04 | 2015-10-27 | Domingo Enterprises, Llc | User-controlled application-based power management |
US8178997B2 (en) | 2009-06-15 | 2012-05-15 | Google Inc. | Supplying grid ancillary services using controllable loads |
US8479026B2 (en) * | 2009-12-09 | 2013-07-02 | Texas Instruments Incorporated | Processor power management |
US8549330B2 (en) * | 2009-12-18 | 2013-10-01 | International Business Machines Corporation | Dynamic energy management |
JP2011192250A (ja) | 2010-02-22 | 2011-09-29 | Canon Inc | クラウドコンピューティングシステム、クラウドコンピューティングシステムの制御方法 |
RU2577465C2 (ru) | 2010-10-28 | 2016-03-20 | Мэксвел Текнолоджиз, Инк. | Система, способ и устройство для коррекции ошибки в мультипроцессорных системах |
US9807397B2 (en) | 2011-04-11 | 2017-10-31 | Sharp Laboratories Of America, Inc. | System for power allocation |
KR101812583B1 (ko) | 2011-07-21 | 2018-01-30 | 삼성전자주식회사 | 태스크 할당 장치, 태스크 할당 방법 및 컴퓨터로 읽을 수 있는 저장 매체 |
WO2013085539A1 (en) * | 2011-12-09 | 2013-06-13 | Intel Corporation | Adaptive graphics subsystem power and performance management |
US9009500B1 (en) | 2012-01-18 | 2015-04-14 | Google Inc. | Method of correlating power in a data center by fitting a function to a plurality of pairs of actual power draw values and estimated power draw values determined from monitored CPU utilization of a statistical sample of computers in the data center |
JP2013162239A (ja) | 2012-02-02 | 2013-08-19 | Sharp Corp | 抑止装置、抑止装置の制御方法、被制御装置、電子機器、制御プログラム、および記録媒体 |
CN103529376A (zh) * | 2012-07-03 | 2014-01-22 | 鸿富锦精密工业(深圳)有限公司 | 时钟测试电路 |
KR101513398B1 (ko) * | 2014-07-02 | 2015-04-17 | 연세대학교 산학협력단 | 소모전력을 감소시킬 수 있는 단말장치 및 이의 제어방법 |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH04362742A (ja) * | 1991-06-10 | 1992-12-15 | Fujitsu Ltd | マルチメディアスケジューリング方法 |
JPH05197574A (ja) * | 1992-01-21 | 1993-08-06 | Matsushita Electric Ind Co Ltd | タスク時間待ち制御装置 |
JPH07168726A (ja) * | 1993-12-16 | 1995-07-04 | Matsushita Electric Ind Co Ltd | 電子計算機及びマルチプロセスオペレーティングシステムのスケジューリング方法 |
JPH09297688A (ja) * | 1996-03-06 | 1997-11-18 | Mitsubishi Electric Corp | システムクロック決定装置 |
JPH10143274A (ja) * | 1996-11-11 | 1998-05-29 | Casio Comput Co Ltd | Cpuのクロック制御装置 |
JPH10240548A (ja) * | 1997-03-03 | 1998-09-11 | Toshiba Corp | タスクスケジューリング装置及び方法 |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3015069B2 (ja) * | 1990-06-12 | 2000-02-28 | 株式会社日立製作所 | 半導体集積回路装置 |
TW282525B (ja) * | 1994-06-17 | 1996-08-01 | Intel Corp | |
US6192480B1 (en) * | 1997-07-18 | 2001-02-20 | Micron Electronics, Inc. | Method of managing power for a computer system and generating application threshold warnings |
US6378081B1 (en) * | 1998-10-01 | 2002-04-23 | Gateway, Inc. | Power conservation without performance reduction in a power-managed system |
-
1999
- 1999-06-16 JP JP17021199A patent/JP4123640B2/ja not_active Expired - Fee Related
-
2000
- 2000-06-16 US US09/762,873 patent/US6834354B1/en not_active Expired - Fee Related
- 2000-06-16 WO PCT/JP2000/003973 patent/WO2000077599A1/ja not_active Application Discontinuation
- 2000-06-16 EP EP00939090A patent/EP1115051A1/en not_active Withdrawn
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH04362742A (ja) * | 1991-06-10 | 1992-12-15 | Fujitsu Ltd | マルチメディアスケジューリング方法 |
JPH05197574A (ja) * | 1992-01-21 | 1993-08-06 | Matsushita Electric Ind Co Ltd | タスク時間待ち制御装置 |
JPH07168726A (ja) * | 1993-12-16 | 1995-07-04 | Matsushita Electric Ind Co Ltd | 電子計算機及びマルチプロセスオペレーティングシステムのスケジューリング方法 |
JPH09297688A (ja) * | 1996-03-06 | 1997-11-18 | Mitsubishi Electric Corp | システムクロック決定装置 |
JPH10143274A (ja) * | 1996-11-11 | 1998-05-29 | Casio Comput Co Ltd | Cpuのクロック制御装置 |
JPH10240548A (ja) * | 1997-03-03 | 1998-09-11 | Toshiba Corp | タスクスケジューリング装置及び方法 |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10866455B2 (en) | 2017-10-19 | 2020-12-15 | Ppg Industries Ohio, Inc. | Display devices including photochromic-dichroic compounds and dichroic compounds |
Also Published As
Publication number | Publication date |
---|---|
JP4123640B2 (ja) | 2008-07-23 |
EP1115051A1 (en) | 2001-07-11 |
US6834354B1 (en) | 2004-12-21 |
JP2000357024A (ja) | 2000-12-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2000077599A1 (fr) | Systeme et procede de traitement de l'information; procede et dispositif d'attribution de taches; programme de stockage de supports | |
JP4380986B2 (ja) | クロック制御装置及びその記録媒体 | |
US6986068B2 (en) | Arithmetic processing system and arithmetic processing control method, task management system and task management method | |
US7783907B2 (en) | Power management of multi-processor servers | |
US9116704B1 (en) | Delaying the initiation of transitioning to a lower power mode by placing a computer system into an intermediate power mode between a normal power mode and the lower power mode | |
US8190939B2 (en) | Reducing power consumption of computing devices by forecasting computing performance needs | |
US20030204708A1 (en) | Portable computer having hierarchical operating systems | |
KR101471303B1 (ko) | 그래픽 처리 장치를 위한 전력 관리 장치 및 방법 | |
US8392736B2 (en) | Managing memory power usage | |
US20050097228A1 (en) | Data processing system performance counter | |
US10503238B2 (en) | Thread importance based processor core parking and frequency selection | |
JP2002099433A (ja) | 演算処理システム及び演算処理制御方法、タスク管理システム及びタスク管理方法、並びに記憶媒体 | |
US20130125130A1 (en) | Conserving power through work load estimation for a portable computing device using scheduled resource set transitions | |
JP2003150281A (ja) | 電気機器、コンピュータ装置、および電力供給方法 | |
CN101154130A (zh) | 一种虚拟机系统及其电源管理方法 | |
CN110795238B (zh) | 负载计算方法、装置、存储介质及电子设备 | |
US20220179706A1 (en) | Adaptive resource allocation system and method for a target application executed in an information handling system (ihs) | |
JP2010244202A (ja) | 電子機器、電子機器の電力制御方法、およびコンピュータが実行するためのプログラム | |
US20120311361A1 (en) | Predictive power state transitions for information handling devices | |
US10114438B2 (en) | Dynamic power budgeting in a chassis | |
JP6928263B2 (ja) | 情報処理装置、計算機制御方法、および計算機制御プログラム | |
US7360101B2 (en) | Apparatus and method for controlling CPU speed transition | |
KR101087429B1 (ko) | 전력 관리 방법 및 장치 | |
JP4517006B2 (ja) | クロック制御装置及びその記録媒体 | |
CN114884171A (zh) | 一种不间断电源的用电控制方法及系统 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): US |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2000939090 Country of ref document: EP |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 09762873 Country of ref document: US |
|
WWP | Wipo information: published in national office |
Ref document number: 2000939090 Country of ref document: EP |
|
WWW | Wipo information: withdrawn in national office |
Ref document number: 2000939090 Country of ref document: EP |