WO2000038167A1 - Methods of driving an array of optical elements - Google Patents

Methods of driving an array of optical elements Download PDF

Info

Publication number
WO2000038167A1
WO2000038167A1 PCT/GB1999/004275 GB9904275W WO0038167A1 WO 2000038167 A1 WO2000038167 A1 WO 2000038167A1 GB 9904275 W GB9904275 W GB 9904275W WO 0038167 A1 WO0038167 A1 WO 0038167A1
Authority
WO
WIPO (PCT)
Prior art keywords
elements
aπay
array
binary
writing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/GB1999/004275
Other languages
English (en)
French (fr)
Inventor
William Alden Crossland
Tat Chi B. Yu
Timothy Martin Coker
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
UK Secretary of State for Defence
Original Assignee
UK Secretary of State for Defence
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by UK Secretary of State for Defence filed Critical UK Secretary of State for Defence
Priority to AU18705/00A priority Critical patent/AU1870500A/en
Priority to CA002353819A priority patent/CA2353819A1/en
Priority to DE69933790T priority patent/DE69933790T2/de
Priority to US09/868,217 priority patent/US6762873B1/en
Priority to EP99962327A priority patent/EP1141934B1/en
Priority to JP2000590154A priority patent/JP2002533768A/ja
Publication of WO2000038167A1 publication Critical patent/WO2000038167A1/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3648—Control of matrices with row and column drivers using an active matrix
    • G09G3/3651—Control of matrices with row and column drivers using an active matrix using multistable liquid crystals, e.g. ferroelectric liquid crystals
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0243—Details of the generation of driving signals
    • G09G2310/0245—Clearing or presetting the whole screen independently of waveforms, e.g. on power-on
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0264—Details of driving circuits
    • G09G2310/0297—Special arrangements with multiplexing or demultiplexing of display data in the drivers for data electrodes, in a pre-processing circuitry delivering display data to said drivers or in the matrix panel, e.g. multiplexing plural data signals to one D/A converter or demultiplexing the D/A converter output to multiple columns
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/04—Partial updating of the display screen
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/06—Details of flat display driving waveforms
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/06—Adjustment of display parameters
    • G09G2320/0606—Manual adjustment
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/06—Adjustment of display parameters
    • G09G2320/0626—Adjustment of display parameters for control of overall brightness
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/2007—Display of intermediate tones
    • G09G3/2018—Display of intermediate tones by time modulation using two or more time intervals
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3648—Control of matrices with row and column drivers using an active matrix
    • G09G3/3655—Details of drivers for counter electrodes, e.g. common electrodes for pixel capacitors or supplementary storage capacitors
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3674—Details of drivers for scan electrodes
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3685—Details of drivers for data electrodes

Definitions

  • the thickness of the liquid crystal layer in nematic cells is commonly around 20 to 100 microns, and there is a correspondingly small unit capacitance associated with a nematic liquid crystal cell. Furthermore, the switching time from a wholly “OFF” state to a wholly “ON” state tends to be rather long, commonly around a millisecond. Relaxation back to the "OFF” state can be somewhat longer, unless positively driven, but the "OFF" state is the only stable one.
  • electro-optic nematic devices comprising a plurality of pixels were being devised. Initially, these had the form of a common electrode on one side of a cell and a plurality of individually addressable passive electrodes on the other side of the cell (e.g.
  • the area of the TFT array occupied by the transistors, associated conductors and other electrical elements, e.g. capacitors is relatively insignificant. There is therefore no significant disadvantage in employing the SRAM configuration as opposed to the DRAM configuration.
  • This sort of backplane thus overcomes many of the problems associated with slow switching times of Uquid crystal pixels.
  • the active elements in TFT backplanes are diffusion transistors and the like as opposed to FETS, so that the associated impedances are relatively low and associated charge leakage relatively high in the "OFF" state.
  • Smectic Liquid Crystal Electro-Optic Cells In the smectic Uquid crystal phase, the molecules exhibit positional order ("layers") in addition to the orientational order exhibited by the cholesteric and nematic phases. There are a number of different smectic sub-phases which differ in the orientational order within the overall structure of the smectic layers, the most common being the smectic A phase (SmA) and the smectic C phase (SmC).
  • SmA smectic A phase
  • SmC smectic C phase
  • liquid crystal materials are ferro-electric, having a permanent dipole, sometimes termed spontaneous polarisation (P ⁇ .
  • P s rotates in the plane of the layer as the director precesses, so no net effect is observable.
  • Bulk ferro-electricity can be observed if the precession is suppressed, either by surface stabilisation of the director positions such that only the two orientations of director which lie in the plane of the device are possible, and/or by back-doping with a chiral material of the opposite hand.
  • the two states are not equal, and one state is preferred over the other, so that there is monostability in the absence of any other factor.
  • the two states are such that phase modulation of light may be obtained, and, indirectly, intensity modulation, e.g. in holographic applications.
  • Both high and low tilt materials may be used in the spatial light modulator of the invention.
  • the present invention provides a method of writing an array of binary elements defined between an active backplane and a counterelectrode, wherein in a first step selected ones of the elements are driven to one binary state and in a subsequent second step other selected ones of the elements are driven to the other binary state.
  • the selected elements in the second step and the selected elements in the first step are complementary ones of the array.
  • the invention provides a method of writing an array of binary elements with successive data sets each set determining the states of elements in the array, wherein only that plurality of elements which need to change state is energised in response to a new data set.
  • the plurality may comprise first and 10 second complementary sets of elements which need to change in first and second directions respectively, and the method may comprise energising the first and second sets in first and second sequential steps.
  • the array comprises a plurality of mutually exclusive sets of the binary elements, means arranged to address the sets one at a time, and means for addressing more than one (and preferably all) of said plurality of sets (the
  • UK Patent Application Serial No GB2247974A is directed to refreshing an existing image in a manner designed to avoid dc imbalance, effectively involving image reversal. It is not directed to writing of a new image or images, nor is there any teaching concerning the writing of a succession of (different) images so as to maintain dc balance.
  • all elements of the array are addressed by a positive or negative voltage during each array scan.
  • all the column electrodes are addressed with positive or negative voltages so as to write a full (inverted or negative) array of pixels in the normal way during a single scan, followed by rewriting of the non-inverted image.
  • Figure 10 is a schematic diagram showing part of the row scanners of Figure 4.
  • the pixel mirror is formed by the pixel electrode 65 on layer 58, which electrode is of the same metal as, and formed simultaneously with, the drain electrode 60. Beneath most of the mirror electrode 65 there is formed a depletion region 66 in the substrate 51. In the assembled device, the pixel electrodes are spaced from the opposed front electrode by somewhat less that 2 microns with smectic liquid crystal material 20 interposed.
  • One Pass Scheme Figure 13 illustrates voltage waveforms which can be used in a one pass scheme when the front electrode voltage VFE is at V/2.
  • the voltage Vpad at mirror electrodes of pixels DUP in an addressed line which are to be turned from off to on are driven to a value V from the column electrodes, and for pixels UDP which are to be turned from on to off the mirror electrodes are driven to zero voltage.
  • the resulting voltage across the liquid crystal cell is VLC.
  • Energisation typically takes around 10ns, although 100ns is actually allowed in the embodiment.
  • this third two-pass scheme resembles the second two-pass scheme above in that the full voltage N can be applied in different directions during the two passes of writing and erasure, but differs therefrom in that it is the same group of selected pixels which are addressed each time rather than different non-complementary groups, so reducing computational requirements. It differs from the one-pass method in which all elements are necessarily driven one way or the other during the frame scan.

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Liquid Crystal (AREA)
  • Liquid Crystal Display Device Control (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
PCT/GB1999/004275 1998-12-19 1999-12-16 Methods of driving an array of optical elements Ceased WO2000038167A1 (en)

Priority Applications (6)

Application Number Priority Date Filing Date Title
AU18705/00A AU1870500A (en) 1998-12-19 1999-12-16 Methods of driving an array of optical elements
CA002353819A CA2353819A1 (en) 1998-12-19 1999-12-16 Methods of driving an array of optical elements
DE69933790T DE69933790T2 (de) 1998-12-19 1999-12-16 Methode zur ansteuerung einer anordnung von optischen elementen
US09/868,217 US6762873B1 (en) 1998-12-19 1999-12-16 Methods of driving an array of optical elements
EP99962327A EP1141934B1 (en) 1998-12-19 1999-12-16 Methods of driving an array of optical elements
JP2000590154A JP2002533768A (ja) 1998-12-19 1999-12-16 光学エレメントのアレーを駆動する方法

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
GB9827945.8 1998-12-19
GBGB9827945.8A GB9827945D0 (en) 1998-12-19 1998-12-19 Method of driving a spatial light modulator

Publications (1)

Publication Number Publication Date
WO2000038167A1 true WO2000038167A1 (en) 2000-06-29

Family

ID=10844518

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/GB1999/004275 Ceased WO2000038167A1 (en) 1998-12-19 1999-12-16 Methods of driving an array of optical elements

Country Status (8)

Country Link
US (1) US6762873B1 (enExample)
EP (1) EP1141934B1 (enExample)
JP (1) JP2002533768A (enExample)
AU (1) AU1870500A (enExample)
CA (1) CA2353819A1 (enExample)
DE (1) DE69933790T2 (enExample)
GB (1) GB9827945D0 (enExample)
WO (1) WO2000038167A1 (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2002061724A3 (en) * 2001-02-02 2003-11-06 Koninkl Philips Electronics Nv Display device

Families Citing this family (63)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6674562B1 (en) 1994-05-05 2004-01-06 Iridigm Display Corporation Interferometric modulation of radiation
US7138984B1 (en) 2001-06-05 2006-11-21 Idc, Llc Directly laminated touch sensitive screen
US7471444B2 (en) 1996-12-19 2008-12-30 Idc, Llc Interferometric modulation of radiation
US8928967B2 (en) 1998-04-08 2015-01-06 Qualcomm Mems Technologies, Inc. Method and device for modulating light
WO1999052006A2 (en) 1998-04-08 1999-10-14 Etalon, Inc. Interferometric modulation of radiation
WO2003007049A1 (en) 1999-10-05 2003-01-23 Iridigm Display Corporation Photonic mems and structures
US6781742B2 (en) * 2000-07-11 2004-08-24 Semiconductor Energy Laboratory Co., Ltd. Digital micromirror device and method of driving digital micromirror device
GB0121308D0 (en) 2001-09-03 2001-10-24 Thomas Swan & Company Ltd Optical processing
AU2004241602B2 (en) 2003-05-20 2008-05-08 Syndiant, Inc. Digital backplane
JP3974093B2 (ja) * 2003-08-21 2007-09-12 シャープ株式会社 表示装置
US7142346B2 (en) * 2003-12-09 2006-11-28 Idc, Llc System and method for addressing a MEMS display
US7161728B2 (en) 2003-12-09 2007-01-09 Idc, Llc Area array modulation and lead reduction in interferometric modulators
JP2006065272A (ja) * 2004-07-28 2006-03-09 Sony Corp ホログラム装置、空間光変調器と撮像素子の位置決め方法及びホログラム記録材料
US7499208B2 (en) 2004-08-27 2009-03-03 Udc, Llc Current mode display driver circuit realization feature
US7889163B2 (en) 2004-08-27 2011-02-15 Qualcomm Mems Technologies, Inc. Drive method for MEMS devices
US7515147B2 (en) 2004-08-27 2009-04-07 Idc, Llc Staggered column drive circuit systems and methods
US7560299B2 (en) 2004-08-27 2009-07-14 Idc, Llc Systems and methods of actuating MEMS display elements
US7551159B2 (en) * 2004-08-27 2009-06-23 Idc, Llc System and method of sensing actuation and release voltages of an interferometric modulator
US7602375B2 (en) 2004-09-27 2009-10-13 Idc, Llc Method and system for writing data to MEMS display elements
US7532195B2 (en) 2004-09-27 2009-05-12 Idc, Llc Method and system for reducing power consumption in a display
US7724993B2 (en) 2004-09-27 2010-05-25 Qualcomm Mems Technologies, Inc. MEMS switches with deforming membranes
US7369294B2 (en) 2004-09-27 2008-05-06 Idc, Llc Ornamental display device
US7808703B2 (en) 2004-09-27 2010-10-05 Qualcomm Mems Technologies, Inc. System and method for implementation of interferometric modulator displays
US7310179B2 (en) 2004-09-27 2007-12-18 Idc, Llc Method and device for selective adjustment of hysteresis window
US7626581B2 (en) 2004-09-27 2009-12-01 Idc, Llc Device and method for display memory using manipulation of mechanical response
US7535466B2 (en) 2004-09-27 2009-05-19 Idc, Llc System with server based control of client device display features
US8878825B2 (en) 2004-09-27 2014-11-04 Qualcomm Mems Technologies, Inc. System and method for providing a variable refresh rate of an interferometric modulator display
US8514169B2 (en) 2004-09-27 2013-08-20 Qualcomm Mems Technologies, Inc. Apparatus and system for writing data to electromechanical display elements
US7675669B2 (en) * 2004-09-27 2010-03-09 Qualcomm Mems Technologies, Inc. Method and system for driving interferometric modulators
US7460246B2 (en) 2004-09-27 2008-12-02 Idc, Llc Method and system for sensing light using interferometric elements
US7679627B2 (en) * 2004-09-27 2010-03-16 Qualcomm Mems Technologies, Inc. Controller and driver features for bi-stable display
US7317568B2 (en) 2004-09-27 2008-01-08 Idc, Llc System and method of implementation of interferometric modulators for display mirrors
US7843410B2 (en) 2004-09-27 2010-11-30 Qualcomm Mems Technologies, Inc. Method and device for electrically programmable display
US7545550B2 (en) 2004-09-27 2009-06-09 Idc, Llc Systems and methods of actuating MEMS display elements
US7586484B2 (en) 2004-09-27 2009-09-08 Idc, Llc Controller and driver features for bi-stable display
US7583429B2 (en) 2004-09-27 2009-09-01 Idc, Llc Ornamental display device
US7446927B2 (en) 2004-09-27 2008-11-04 Idc, Llc MEMS switch with set and latch electrodes
US7486429B2 (en) 2004-09-27 2009-02-03 Idc, Llc Method and device for multistate interferometric light modulation
US7136213B2 (en) 2004-09-27 2006-11-14 Idc, Llc Interferometric modulators having charge persistence
US7653371B2 (en) 2004-09-27 2010-01-26 Qualcomm Mems Technologies, Inc. Selectable capacitance circuit
US8310441B2 (en) 2004-09-27 2012-11-13 Qualcomm Mems Technologies, Inc. Method and system for writing data to MEMS display elements
US7345805B2 (en) 2004-09-27 2008-03-18 Idc, Llc Interferometric modulator array with integrated MEMS electrical switches
US7920135B2 (en) 2004-09-27 2011-04-05 Qualcomm Mems Technologies, Inc. Method and system for driving a bi-stable display
EP1878001A1 (en) 2005-05-05 2008-01-16 QUALCOMM Incorporated, Inc. Dynamic driver ic and display panel configuration
US7948457B2 (en) 2005-05-05 2011-05-24 Qualcomm Mems Technologies, Inc. Systems and methods of actuating MEMS display elements
US7920136B2 (en) 2005-05-05 2011-04-05 Qualcomm Mems Technologies, Inc. System and method of driving a MEMS display device
US7355779B2 (en) 2005-09-02 2008-04-08 Idc, Llc Method and system for driving MEMS display elements
US8391630B2 (en) 2005-12-22 2013-03-05 Qualcomm Mems Technologies, Inc. System and method for power reduction when decompressing video streams for interferometric modulator displays
US7916980B2 (en) 2006-01-13 2011-03-29 Qualcomm Mems Technologies, Inc. Interconnect structure for MEMS device
US8194056B2 (en) 2006-02-09 2012-06-05 Qualcomm Mems Technologies Inc. Method and system for writing data to MEMS display elements
US7582952B2 (en) 2006-02-21 2009-09-01 Qualcomm Mems Technologies, Inc. Method for providing and removing discharging interconnect for chip-on-glass output leads and structures thereof
US7903047B2 (en) 2006-04-17 2011-03-08 Qualcomm Mems Technologies, Inc. Mode indicator for interferometric modulator displays
US8049713B2 (en) 2006-04-24 2011-11-01 Qualcomm Mems Technologies, Inc. Power consumption optimized display update
US7702192B2 (en) 2006-06-21 2010-04-20 Qualcomm Mems Technologies, Inc. Systems and methods for driving MEMS display
US7777715B2 (en) 2006-06-29 2010-08-17 Qualcomm Mems Technologies, Inc. Passive circuits for de-multiplexing display inputs
US7576815B2 (en) * 2006-07-10 2009-08-18 Intel Corporation Method and apparatus of liquid-crystal-on-silicon assembly
US7957589B2 (en) * 2007-01-25 2011-06-07 Qualcomm Mems Technologies, Inc. Arbitrary power function using logarithm lookup table
US8405649B2 (en) * 2009-03-27 2013-03-26 Qualcomm Mems Technologies, Inc. Low voltage driver scheme for interferometric modulators
US8736590B2 (en) 2009-03-27 2014-05-27 Qualcomm Mems Technologies, Inc. Low voltage driver scheme for interferometric modulators
US20110109615A1 (en) * 2009-11-12 2011-05-12 Qualcomm Mems Technologies, Inc. Energy saving driving sequence for a display
US8547623B2 (en) * 2011-11-22 2013-10-01 Sharp Kabushiki Kaisha Dual-mode electrowetting display device
GB2504970A (en) 2012-08-15 2014-02-19 Swan Thomas & Co Ltd Optical device and methods to reduce cross-talk
JP6586102B2 (ja) 2014-10-29 2019-10-02 株式会社半導体エネルギー研究所 表示装置、または電子機器

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2247974A (en) * 1990-09-11 1992-03-18 Stc Plc Co-ordinate adressing of liquid crystal cells.
WO1992004710A1 (en) * 1990-09-11 1992-03-19 Northern Telecom Limited Co-ordinate addressing of liquid crystal cells
US5598284A (en) * 1993-12-25 1997-01-28 Semiconductor Energy Laboratory Co., Ltd. Electro-optical device defined by relationship of data voltage, residual voltage, spontaneous polarization, and liquid crystal time constant and capacitance
EP0856767A2 (en) * 1997-01-31 1998-08-05 SHARP Corporation Diffractive spatial light modulator

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4859035A (en) * 1986-05-26 1989-08-22 Nec Corporation Ferroelectric liquid crystal light shutter device and method of controlling the driving of the same
US5774104A (en) * 1990-09-11 1998-06-30 Northern Telecom Limited Co-ordinate addressing of liquid crystal cells
JPH08221039A (ja) * 1995-02-17 1996-08-30 Sony Corp 液晶表示装置及びその駆動方法
US5959598A (en) * 1995-07-20 1999-09-28 The Regents Of The University Of Colorado Pixel buffer circuits for implementing improved methods of displaying grey-scale or color images

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2247974A (en) * 1990-09-11 1992-03-18 Stc Plc Co-ordinate adressing of liquid crystal cells.
WO1992004710A1 (en) * 1990-09-11 1992-03-19 Northern Telecom Limited Co-ordinate addressing of liquid crystal cells
US5598284A (en) * 1993-12-25 1997-01-28 Semiconductor Energy Laboratory Co., Ltd. Electro-optical device defined by relationship of data voltage, residual voltage, spontaneous polarization, and liquid crystal time constant and capacitance
EP0856767A2 (en) * 1997-01-31 1998-08-05 SHARP Corporation Diffractive spatial light modulator

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2002061724A3 (en) * 2001-02-02 2003-11-06 Koninkl Philips Electronics Nv Display device

Also Published As

Publication number Publication date
EP1141934B1 (en) 2006-10-25
AU1870500A (en) 2000-07-12
DE69933790D1 (de) 2006-12-07
US6762873B1 (en) 2004-07-13
JP2002533768A (ja) 2002-10-08
DE69933790T2 (de) 2007-10-04
EP1141934A1 (en) 2001-10-10
CA2353819A1 (en) 2000-06-29
GB9827945D0 (en) 1999-02-10

Similar Documents

Publication Publication Date Title
EP1141934B1 (en) Methods of driving an array of optical elements
EP1145217B1 (en) Active backplane circuitry, spatial light modulator comprising such a circuitry, and method of operating such a spatial light modulator
JP2002533768A5 (enExample)
JP2002533767A5 (enExample)
EP0090988B1 (en) Scanning liquid crystal display cells
JPH075852A (ja) 液晶表示装置で漏話を除去する方法及び液晶表示装置
TW583616B (en) Liquid crystal driving devices
US10997933B2 (en) Display device
JP2004029477A (ja) 液晶表示装置の駆動方法及び液晶表示装置
US20130235291A1 (en) Liquid crystal display panel and liquid crystal display array substrate
EP1147453B1 (en) Spacers for cells having spaced opposed substrates
US20140132644A1 (en) Liquid crystal display comprising erase electrodes
US6812909B1 (en) Active semiconductor backplanes
KR20050030578A (ko) 전기 광학 장치, 그 구동 회로 및 구동 방법, 및 전자기기
JPH08241060A (ja) 液晶表示装置及びその駆動方法
TW563082B (en) Antiferroelectric liquid crystal devices, method and system for driving an antiferroelectric liquid crystal display device
JPH0723939B2 (ja) スメクティック電気光学表示装置
US20240005984A1 (en) A spatial light modulator
TWI293751B (en) Display device with low power consumption and high quality and related driving circuits
HK40040762A (en) Methods and circuitry for driving display devices
JPS617829A (ja) 液晶素子の駆動法
JPS617828A (ja) 液晶素子の駆動法
JPS629320A (ja) 表示装置
JPS6134523A (ja) 液晶装置
JPS614027A (ja) 液晶素子の駆動法

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AE AL AM AT AU AZ BA BB BG BR BY CA CH CN CR CU CZ DE DK DM EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): GH GM KE LS MW SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
ENP Entry into the national phase

Ref document number: 2353819

Country of ref document: CA

Ref country code: CA

Ref document number: 2353819

Kind code of ref document: A

Format of ref document f/p: F

WWE Wipo information: entry into national phase

Ref document number: 1999962327

Country of ref document: EP

ENP Entry into the national phase

Ref country code: JP

Ref document number: 2000 590154

Kind code of ref document: A

Format of ref document f/p: F

WWP Wipo information: published in national office

Ref document number: 1999962327

Country of ref document: EP

REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

WWE Wipo information: entry into national phase

Ref document number: 09868217

Country of ref document: US

WWG Wipo information: grant in national office

Ref document number: 1999962327

Country of ref document: EP