WO1998049799A2 - Verfahren zur gesicherten datenübertragung in synchronen übertragungssystemen - Google Patents
Verfahren zur gesicherten datenübertragung in synchronen übertragungssystemen Download PDFInfo
- Publication number
- WO1998049799A2 WO1998049799A2 PCT/DE1998/001139 DE9801139W WO9849799A2 WO 1998049799 A2 WO1998049799 A2 WO 1998049799A2 DE 9801139 W DE9801139 W DE 9801139W WO 9849799 A2 WO9849799 A2 WO 9849799A2
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- overhead
- bytes
- block
- bch
- stm
- Prior art date
Links
- 238000000034 method Methods 0.000 title claims description 20
- 230000001360 synchronised effect Effects 0.000 title abstract description 6
- 230000005540 biological transmission Effects 0.000 claims abstract description 24
- 238000012937 correction Methods 0.000 claims abstract description 19
- 238000001514 detection method Methods 0.000 claims description 6
- XUERKRUERHBPBL-UHFFFAOYSA-N 2-chloro-7-hydroxy-10,10-dimethyl-7-phenylpyrido[1,2-a]indole-6,8-dione Chemical compound O=C1N2C3=CC=C(Cl)C=C3C(C)(C)C2=CC(=O)C1(O)C1=CC=CC=C1 XUERKRUERHBPBL-UHFFFAOYSA-N 0.000 claims description 3
- 101150054451 Rtel1 gene Proteins 0.000 claims description 3
- 238000012545 processing Methods 0.000 description 2
- 239000000872 buffer Substances 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 230000018109 developmental process Effects 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0056—Systems characterized by the type of code used
- H04L1/0057—Block codes
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/14—Monitoring arrangements
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J2203/00—Aspects of optical multiplex systems other than those covered by H04J14/05 and H04J14/07
- H04J2203/0001—Provisions for broadband connections in integrated services digital network using frames of the Optical Transport Network [OTN] or using synchronous transfer mode [STM], e.g. SONET, SDH
- H04J2203/0003—Switching fabrics, e.g. transport network, control network
- H04J2203/0025—Peripheral units
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J2203/00—Aspects of optical multiplex systems other than those covered by H04J14/05 and H04J14/07
- H04J2203/0001—Provisions for broadband connections in integrated services digital network using frames of the Optical Transport Network [OTN] or using synchronous transfer mode [STM], e.g. SONET, SDH
- H04J2203/0057—Operations, administration and maintenance [OAM]
- H04J2203/006—Fault tolerance and recovery
Definitions
- the invention relates to a method for secure data transmission in synchronous transmission systems, in particular the synchronous digital hierarchy (SDH) and transmission systems (SONET) using the same frame structures, in which correction bits are inserted in the overhead of the transmission pulse frame.
- SDH synchronous digital hierarchy
- SONET transmission systems
- the object of the invention is to provide an improved method for secure data transmission for digital transmission systems.
- the method according to the invention is therefore not applicable to STM-1 transmission systems, but higher transmission bit rates are used anyway for long-haul systems, these use pulse frame formats STM-4, STM-16, ST-64, ...
- error correction can be maintained for groups of four STM-1 signals each. This is also necessary in order to be able to carry out the correction at these high data rates at all.
- Each STM-4 pulse frame - or a corresponding group of four - can be encoded and decoded closed. It is advantageous to divide each STM-4 pulse frame into 5 coding sections, the control bytes of which are inserted in lines 2, 3, 6, 7 and 8 of the overhead.
- a BCH code which is relatively easy to implement, is advantageously used for the correction.
- control and data bytes are assigned to one another as closely as possible in terms of time.
- the length of a code also determines the memory requirement. For a given correction ability, it should therefore be chosen as short as possible.
- Figure 1 shows the overhead of an STM-4 pulse frame
- Figure 2 shows the assignment of the information bits to coding sections.
- the STM-4 pulse frame shown in Figure 1 consists of 9 rows and 1080 columns.
- the first 36 columns are reserved for overhead OH, the exact distribution of which can be found in the recitation G.708, Figure 5-3.
- the upper part of the overhead, designated RSOH (regenerator section overhead) comprises the first 3 lines.
- the fourth line contains the pointers AU-n pointers and the following 5 lines are labeled MSOH (multiplex section overhead) and contain further bytes intended for the transmission of additional information, the meaning of which is also recommended by Recommendation G.708 can be seen. However, for the invention this is unommet ⁇ Lich.
- Columns 37 to 1080 are referred to as payload PL and are used to transmit user data.
- Each Cod istsab ⁇ section comprises 1944 bytes, of which 1922 bytes of information and 22 bytes of control.
- the coding and decoding is carried out bit-parallel to increase the correction capability in the case of bundle errors and because of the high data rate.
- H. the bytes belonging to a coding section are divided into eight code blocks BCH-1, BCH-2, ... (FIG. 2).
- a code block BCH-1 comprises, for example, all the first bits of a coding section, including the first bits of the associated control bytes.
- the next code block BCH-2 comprises all second bits etc.
- Each code can correct two errors in a code block and can be expanded to recognize a further error.
- the implementation of the corresponding BCH code is problem-free for a person skilled in this field.
- control bytes EC-1, EC-2, EC-3, EC-4 and EC-5 are, as shown in the figure, in the 2-4, 6-8, 10-12, 14-16, 18-20 , 22-24, 26-28 and the 30th column of the 2, 3, 6, 7 and 8th row are arranged in the overhead. If an error detection is additionally provided, then columns 31 and 32 and possibly also columns 34 to 36 of the lines listed above are available for further control bytes K1 and K2.
- the parity (eg 01 and 10) can be formed using the information bits; there is a parity error, although two corrections in a code block, there is certainly at least one more error.
- the assignment of the data bytes to the control bits EC-1, EC-2, EC-3, EC-4 and EC-5 is selected so that there is a minimal amount of memory (transmission and reception).
- the fifth coding section BLOCK 5 ends with the overhead which contains the EC-5 control bytes.
- the following coding section BLOCK 1 then begins after the overhead with the payload in the eighth line.
- Part of the overhead namely the RSOH part
- this part is replaced on the transmitting and e-side by a fixed bit sequence, for example logical zeros. Consequently, a code with a correspondingly smaller scope can also be used.
- the method can of course be used in all transmission systems that use the same frame structure.
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Detection And Prevention Of Errors In Transmission (AREA)
- Time-Division Multiplex Systems (AREA)
Abstract
Description
Claims
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP98931989A EP0976213A2 (de) | 1997-04-25 | 1998-04-23 | Verfahren zur gesicherten datenübertragung in synchronen übertragungssystemen |
AU82069/98A AU8206998A (en) | 1997-04-25 | 1998-04-23 | Method for transmitting data securely in the synchronous digital hierarchy |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE19717641.0 | 1997-04-25 | ||
DE19717641 | 1997-04-25 |
Publications (2)
Publication Number | Publication Date |
---|---|
WO1998049799A2 true WO1998049799A2 (de) | 1998-11-05 |
WO1998049799A3 WO1998049799A3 (de) | 1999-02-04 |
Family
ID=7827812
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/DE1998/001139 WO1998049799A2 (de) | 1997-04-25 | 1998-04-23 | Verfahren zur gesicherten datenübertragung in synchronen übertragungssystemen |
Country Status (4)
Country | Link |
---|---|
EP (1) | EP0976213A2 (de) |
CN (1) | CN1253681A (de) |
AU (1) | AU8206998A (de) |
WO (1) | WO1998049799A2 (de) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0984575A2 (de) * | 1998-08-31 | 2000-03-08 | Lucent Technologies Inc. | Vorwärtsfehlerkorrektur für hochratige optische Übertragungssysteme |
AT410048B (de) * | 1999-03-19 | 2003-01-27 | Siemens Ag Oesterreich | Bitfehlerkorrekturverfahren |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6560471B1 (en) * | 2001-01-02 | 2003-05-06 | Therasense, Inc. | Analyte monitoring device and methods of use |
CN100461662C (zh) * | 2005-07-18 | 2009-02-11 | Ut斯达康通讯有限公司 | 用于同步数字系列/同步光纤网系统的带内前向纠错解码器 |
CN101656586B (zh) * | 2008-08-20 | 2013-08-07 | 中兴通讯股份有限公司 | 提高同步数字体系虚级联延时补偿缓存效率的方法及装置 |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0684712A2 (de) * | 1994-05-17 | 1995-11-29 | Nippon Telegraph And Telephone Corporation | Endgerät in SDH Netzwerken unter Verwendung fehlerkorrigierender Codes |
EP0802647A2 (de) * | 1996-04-18 | 1997-10-22 | Oki Electric Industry Co., Ltd. | Einrichtung und Verfahren für Fehlerkorrekturkodierung für STM-N-Signale |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0522271A (ja) * | 1991-07-10 | 1993-01-29 | Nec Corp | デイジタル無線伝送システム |
JPH0629956A (ja) * | 1992-05-15 | 1994-02-04 | Fujitsu Ltd | Sdh信号における誤り訂正符号挿入処理方式及び光伝送装置 |
-
1998
- 1998-04-23 EP EP98931989A patent/EP0976213A2/de not_active Withdrawn
- 1998-04-23 AU AU82069/98A patent/AU8206998A/en not_active Abandoned
- 1998-04-23 WO PCT/DE1998/001139 patent/WO1998049799A2/de not_active Application Discontinuation
- 1998-04-23 CN CN 98804474 patent/CN1253681A/zh active Pending
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0684712A2 (de) * | 1994-05-17 | 1995-11-29 | Nippon Telegraph And Telephone Corporation | Endgerät in SDH Netzwerken unter Verwendung fehlerkorrigierender Codes |
EP0802647A2 (de) * | 1996-04-18 | 1997-10-22 | Oki Electric Industry Co., Ltd. | Einrichtung und Verfahren für Fehlerkorrekturkodierung für STM-N-Signale |
Non-Patent Citations (7)
Title |
---|
GROVER W D ET AL: "DESIGN AND CHARACTERIZATION OF AN ERROR-CORRECTING CODE FOR THE SONET STS-1 TRIBUTARY" IEEE TRANSACTIONS ON COMMUNICATIONS, Bd. 38, Nr. 4, 1. April 1990, Seiten 467-476, XP000136588 * |
ITU-T RECOMMENDATION G.708: NETWORK NODE INTERFACE FOR THE SYNCHRONOUS DIGITAL HIERARCHY, - M{rz 1993 XP002083788 Helsinki in der Anmeldung erw{hnt * |
LOMETTI A ET AL: "AN EFFICIENT IMPLEMENTATION OF FEC IN SDH DIGITAL RADIO SYSTEMS" COMMUNICATIONS: CONNECTING THE FUTURE, SAN DIEGO, DEC. 2 - 5, 1990, Bd. 2, 2. Dezember 1990, Seiten 1209-1214, XP000221020 INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS * |
PATENT ABSTRACTS OF JAPAN vol. 017, no. 301 (E-1378), 10. Juni 1993 & JP 05 022271 A (NEC CORP), 29. Januar 1993 * |
PATENT ABSTRACTS OF JAPAN vol. 018, no. 240 (E-1545), 9. Mai 1994 & JP 06 029956 A (FUJITSU LTD), 4. Februar 1994 * |
PAXAL V ET AL: "ERROR-CORRECTION CODING FOR HIGH-SPEED OPTICAL TRANSMISSION SYSTEMS BASED ON THE SYNCHRONOUS DIGITAL HIERARCHY" EUROPEAN TRANSACTIONS ON TELECOMMUNICATIONS AND RELATED TECHNOLOGIES, Bd. 4, Nr. 6, 1. November 1993, Seiten 623-628, XP000433719 * |
TOMIZAWA M ET AL: "FORWARD ERROR CORRECTING CODES IN SYNCHRONOUS FIBER OPTIC TRANSMISSION SYSTEMS" JOURNAL OF LIGHTWAVE TECHNOLOGY, Bd. 15, Nr. 1, Januar 1997, Seiten 43-51, XP000642276 * |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0984575A2 (de) * | 1998-08-31 | 2000-03-08 | Lucent Technologies Inc. | Vorwärtsfehlerkorrektur für hochratige optische Übertragungssysteme |
EP0984575A3 (de) * | 1998-08-31 | 2004-10-06 | Lucent Technologies Inc. | Vorwärtsfehlerkorrektur für hochratige optische Übertragungssysteme |
AT410048B (de) * | 1999-03-19 | 2003-01-27 | Siemens Ag Oesterreich | Bitfehlerkorrekturverfahren |
Also Published As
Publication number | Publication date |
---|---|
CN1253681A (zh) | 2000-05-17 |
WO1998049799A3 (de) | 1999-02-04 |
AU8206998A (en) | 1998-11-24 |
EP0976213A2 (de) | 2000-02-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69434501T2 (de) | Sender für mit Fehlerkorrekturschutz versehene verwürfelte Daten in einem Übertragungsrahmen | |
DE69425400T2 (de) | Verfahren und Vorrichtung zur Verschachtelung einer Folge von Datenelementen | |
DE69931862T2 (de) | Vorwärtsfehlerkorrektur für hochratige optische Übertragungssysteme | |
DE69529125T2 (de) | Verfahren zur Verschachtelung und Entschachtelung von SDH Rahmen und entsprechende Vorrichtung | |
EP0429888B1 (de) | Verfahren zur Übertragung eines digitalen Breitbandsignals in einer Untersystemeinheitenkette über ein Netz einer Synchron-Digital-Multiplexhierarchie | |
EP0078903B1 (de) | Verfahren und Anordnung zur Sicherstellung der Start-Synchronisation eines aus Bit-Impulsfolgen bestehenden Telegramms innerhalb eines Empfängers | |
DE3688673T2 (de) | Multiplexverfahren für digitale Signale. | |
EP1398892B1 (de) | Verfahren zum Abbilden von Formatkennungs-Bits auf einen in einem Komprimiermodus zu sendenden Rahmen | |
DE2153542A1 (de) | Codierer für eine binäre Informationsbitfolge | |
CH693978A5 (de) | Verfahren zum Erweitern der Informationstragekapazitaet eines Datenrahmens bei einer Datenuebertragung. | |
DE60014367T2 (de) | Zeitschlitz aufteilung in einem tdma system | |
WO1999056422A1 (de) | Verfahren zur rahmensynchronisation in einem zeitmultiplexsystem | |
EP1169778B1 (de) | Datenübertragung mit verschachtelung und anschliessender ratenanpassung durch punktierung oder wiederholung | |
EP0976213A2 (de) | Verfahren zur gesicherten datenübertragung in synchronen übertragungssystemen | |
DE2523650B2 (de) | Schaltungsanordnung zum Durchschalten von PCM-Wörtern bzw. Datenwörtern unterschiedlicher Bitfolgefrequenz über ein Koppelnetzwerk mit Multiplexleitungen, erster, zweiter und dritter Ordnung | |
DE60003855T2 (de) | Bitstromverschachtelungsverfahren in einem mobiltelefonsystem | |
DE102004026800B4 (de) | Verfahren zum Verändern einer Tiefe einer Interleaver-Vorrichtung oder Deinterleaver-Vorrichtung sowie entsprechende Interleaver-Vorrichtung, Deinterleaver-Vorrichtung und Kommunikationseinrichtung | |
DE60007522T2 (de) | Zeitschlitze für mehrere benutzer für tdma | |
DE68921917T2 (de) | Zeitmultiplex-Datenübertragungssystem. | |
EP0320856B1 (de) | Verfahren zur Übertragung von Zeitmultiplexsignalen | |
DE69901545T2 (de) | Signalkodierung | |
EP0128624A2 (de) | Verfahren und Schaltungsanordnung zur Synchronisation in einem Datenübertragungssystem | |
EP0214656B1 (de) | Übertragungsverfahren für ein Digitalsignal-Multiplexgerät | |
DE4025621C2 (de) | ||
EP1609266A1 (de) | Verfahren und messgerät zum ermitteln einer fehlerrate ohne incremental redundancy |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 98804474.9 Country of ref document: CN |
|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): AU CN RU US |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE |
|
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
AK | Designated states |
Kind code of ref document: A3 Designated state(s): AU CN RU US |
|
AL | Designated countries for regional patents |
Kind code of ref document: A3 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 1998931989 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 09403407 Country of ref document: US |
|
WWE | Wipo information: entry into national phase |
Ref document number: 82069/98 Country of ref document: AU |
|
WWP | Wipo information: published in national office |
Ref document number: 1998931989 Country of ref document: EP |
|
WWW | Wipo information: withdrawn in national office |
Ref document number: 1998931989 Country of ref document: EP |