WO1998012814A1 - Cmos-komparator - Google Patents
Cmos-komparator Download PDFInfo
- Publication number
- WO1998012814A1 WO1998012814A1 PCT/DE1997/001559 DE9701559W WO9812814A1 WO 1998012814 A1 WO1998012814 A1 WO 1998012814A1 DE 9701559 W DE9701559 W DE 9701559W WO 9812814 A1 WO9812814 A1 WO 9812814A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- voltage
- current
- cmos comparator
- current mirror
- transistors
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/08—Modifications for protecting switching circuit against overcurrent or overvoltage
- H03K17/082—Modifications for protecting switching circuit against overcurrent or overvoltage by feedback from the output to the control circuit
- H03K17/0822—Modifications for protecting switching circuit against overcurrent or overvoltage by feedback from the output to the control circuit in field-effect transistor switches
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/22—Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral
- H03K5/24—Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral the characteristic being amplitude
- H03K5/2472—Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral the characteristic being amplitude using field effect transistors
- H03K5/2481—Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral the characteristic being amplitude using field effect transistors with at least one differential stage
Definitions
- the invention relates to a CMOS comparator according to the preamble of claim 1.
- a CMOS comparator is preferably used in self-insulating Lei ⁇ tung ⁇ IC components.
- PROFETs temperature-protected field effect transistors
- the CMOS comparator according to the invention is characterized by a simple structure and thus a small space requirement.
- Four p-channel high-voltage transistors which can preferably be lateral transistors, form two first current mirrors.
- the two first current mirrors are connected to the two p-channel high-voltage transistors.
- a current source is arranged, which is preferably an n-channel field-effect transistor.
- two n-channel high-voltage transistors follow, which can also preferably be lateral transistors and form a second current mirror.
- the bias current flowing in the current path on the reference side is determined by the current source.
- the high voltage transistors of the first two current mirrors are "wrong", i.e. their high voltage resistant drains are arranged in the direction of the more positive voltage compared to the voltages at the sources. Possible negative voltage peaks can thus be mastered.
- the same current flows in both current paths, since the high-voltage transistors of the two first current mirrors and the second current mirror connected in cascode each have a very high dynamic output resistance.
- the output voltage which is taken between the high-voltage transistors of the first and second current mirrors, reacts very quickly to deviations between the input voltage and the reference voltage. If the input voltage is less than the reference voltage, the output voltage drops steeply. If, on the other hand, the input voltage is greater than the reference voltage, the output voltage rises steeply.
- the CMOS transistor according to the invention is preferably applicable to self-isolating power IC components and can pass through a large voltage range on the output side with a small measurement signal.
- An advantageous application of the invention is, for example, a current mirror high-side (or high-side) switch.
- the high-voltage transistors of the first current mirror can even be used as isolating elements between the CMOS comparator and a power output.
- FIG. 2 shows a circuit diagram of a current mirror high-side switch as an application example of the CMOS comparator according to the invention.
- FIG. 1 shows an input voltage V IN to be measured at the drain D of a first p-channel lateral high-voltage field effect transistor Tu, which forms a current mirror with a second p-channel lateral high-voltage field effect transistor T i2 .
- the source of the first field effect transistor T n and the source of the second field defect transistor T i2 are each connected to the source of a third or fourth p-channel lateral high-voltage field effect transistor T i3 or T 14 .
- the third field effect transistor T 13 forms, together with the fourth field effect transistor T i, a further current mirror.
- the gates of the two field effect transistors T n and T 12 which are connected to one another are connected to the substrate potential VGG via a Z diode Zi.
- Drain D of the third field-effect transistor T n is connected to an output terminal U 0 u ⁇ and to drain D of a first n-channel lateral high-voltage field-effect transistor T 31 which is connected to a second n-channel lateral high-voltage field-effect transistor T 3 forms a current mirror.
- a bias voltage U (bias) is present at the source of the field effect transistor T 32 .
- Between drain D of field-effect transistor Tu and drain D of field-effect transistor T 32 is an n-channel field-effect transistor T 2 of the depletion type (depletion-FET), which serves as a current source. If necessary, it could also be replaced by a power source.
- the drain of the field effect transistor T 2 is connected to the drain of the field effect transistor J4 .
- a constant current I B ⁇ as flows in a first current path or branch between the connection for the reference voltage U Re f and the connection for the bias voltage U (-B ⁇ as).
- This current which is determined by the field effect transistor T 2 , is generated by the current mirrors T n , T 32 and T ! 3 , T J and T 3J , T 32 in a second current path or branch between the connection for the input voltage U ⁇ N and the connection for U (bias) is mirrored.
- the two currents in the first and second current paths are also equal to one another, since the field effect transistors T31, T 32 and the field effect transistors Tu to T ⁇ forming a cascode have a high dynamic output resistance. If the input voltage U IN becomes lower than the reference voltage U Re £ , the potential P at the output connection goes down, ie the output voltage U OUT drops sharply. If, on the other hand, the input voltage U IN is greater than the reference voltage U Re £ , the potential P rises, ie the output voltage U 0 u ⁇ rises steeply. The output voltage U OUT thus reacts very quickly to a deviation between the input voltage U ⁇ N and the reference voltage
- Fig. 2 shows an advantageous application of the invention in a Stro mirror high-side switch.
- a CMOS comparator 1 according to the invention is supplied with the input voltage ⁇ N and the reference voltage U Re £ and provides an output voltage U OUT which indicates the difference between these voltages - a second is located between the substrate potential V ⁇ G and the bias voltage U (-B as) as a protective diode Zener diode Z 2 .
- An n-channel main field-effect transistor 2 is used to switch an inductive load 3 and forms a current mirror with an n-channel current-level field-effect transistor 4.
- the gate of the field-effect transistor 4 has a gate-source voltage U G s applied, which is also supplied gate of the field effect transistor 2.
- the field effect transistors 2 and 4 ⁇ md with their drains are each connected to the substrate potential V GG .
- the voltage U 0 u ⁇ of the CMOS comparator is tapped from a p-channel field tekttran ⁇ i ⁇ tor T 4 , which is connected via source or drain via a diode Di to the connection for the input voltage U ⁇ N and via a resistor R to ground. Between the diode O ⁇ and drain of the main field effect transistor 2 there is also a diode D 2 which is polarized opposite to the diode Di. The diodes Di and D 2 are connected with their anodes to the source of the field effect transistor 4.
- the current I flowing in the input connection for the input voltage can be very small and can be, for example, 1/10000 of the output current I.
- the p-channel field effect transistor transistors T n to T i4 of the CMOS comparator 1 serve not only as components of the comparator 1 itself, but also as separating elements between the comparator 1 and the power output. If the field effect transistor T is designed as a "wrong" p-channel field effect transistor, the drain of which is arranged in the direction of positive voltage, then the diode Di can be dispensed with.
Landscapes
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Manipulation Of Pulses (AREA)
- Measurement Of Current Or Voltage (AREA)
- Electronic Switches (AREA)
Abstract
Description
Claims
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/068,353 US6028457A (en) | 1996-09-18 | 1997-07-23 | CMOS comparator |
JP10514131A JP2000500954A (ja) | 1996-09-18 | 1997-07-23 | Cmosコンパレータ |
EP97935471A EP0861523A1 (de) | 1996-09-18 | 1997-07-23 | Cmos-komparator |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE19638087.1 | 1996-09-18 | ||
DE19638087A DE19638087C2 (de) | 1996-09-18 | 1996-09-18 | CMOS-Komparator |
Publications (1)
Publication Number | Publication Date |
---|---|
WO1998012814A1 true WO1998012814A1 (de) | 1998-03-26 |
Family
ID=7806038
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/DE1997/001559 WO1998012814A1 (de) | 1996-09-18 | 1997-07-23 | Cmos-komparator |
Country Status (5)
Country | Link |
---|---|
US (1) | US6028457A (de) |
EP (1) | EP0861523A1 (de) |
JP (1) | JP2000500954A (de) |
DE (1) | DE19638087C2 (de) |
WO (1) | WO1998012814A1 (de) |
Families Citing this family (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6825696B2 (en) * | 2001-06-27 | 2004-11-30 | Intel Corporation | Dual-stage comparator unit |
US7665063B1 (en) | 2004-05-26 | 2010-02-16 | Pegasystems, Inc. | Integration of declarative rule-based processing with procedural programming |
DE102004038552B4 (de) * | 2004-08-06 | 2006-05-11 | Atmel Germany Gmbh | Spannungskomparator |
US8335704B2 (en) | 2005-01-28 | 2012-12-18 | Pegasystems Inc. | Methods and apparatus for work management and routing |
JP4542972B2 (ja) * | 2005-09-12 | 2010-09-15 | セイコーNpc株式会社 | 過電流検出回路及びそれを用いた電源装置 |
US20090132232A1 (en) * | 2006-03-30 | 2009-05-21 | Pegasystems Inc. | Methods and apparatus for implementing multilingual software applications |
US8924335B1 (en) | 2006-03-30 | 2014-12-30 | Pegasystems Inc. | Rule-based user interface conformance methods |
US8250525B2 (en) | 2007-03-02 | 2012-08-21 | Pegasystems Inc. | Proactive performance management for multi-user enterprise software systems |
US8843435B1 (en) | 2009-03-12 | 2014-09-23 | Pegasystems Inc. | Techniques for dynamic data processing |
US8468492B1 (en) | 2009-03-30 | 2013-06-18 | Pegasystems, Inc. | System and method for creation and modification of software applications |
US8350599B2 (en) * | 2010-03-18 | 2013-01-08 | Aptus Power Semiconductors | Voltage comparators |
US8880487B1 (en) | 2011-02-18 | 2014-11-04 | Pegasystems Inc. | Systems and methods for distributed rules processing |
US9195936B1 (en) | 2011-12-30 | 2015-11-24 | Pegasystems Inc. | System and method for updating or modifying an application without manual coding |
US10469396B2 (en) | 2014-10-10 | 2019-11-05 | Pegasystems, Inc. | Event processing with enhanced throughput |
US10698599B2 (en) | 2016-06-03 | 2020-06-30 | Pegasystems, Inc. | Connecting graphical shapes using gestures |
US10698647B2 (en) | 2016-07-11 | 2020-06-30 | Pegasystems Inc. | Selective sharing for collaborative application usage |
IT201600096568A1 (it) | 2016-09-27 | 2018-03-27 | St Microelectronics Srl | Comparatore di tensione hv con bassa sensibilita' alle variazioni di processi/temperatura e di alimentazione |
TWI668950B (zh) * | 2018-04-10 | 2019-08-11 | 杰力科技股份有限公司 | 電壓轉換電路及其控制電路 |
US11048488B2 (en) | 2018-08-14 | 2021-06-29 | Pegasystems, Inc. | Software code optimizer and method |
US11567945B1 (en) | 2020-08-27 | 2023-01-31 | Pegasystems Inc. | Customized digital content generation systems and methods |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4791324A (en) * | 1987-04-10 | 1988-12-13 | Motorola, Inc. | CMOS differential-amplifier sense amplifier |
EP0363332A2 (de) * | 1988-10-06 | 1990-04-11 | STMicroelectronics S.r.l. | Voll differentieller CMOS-Komparator mit hoher Auflösung |
US5285168A (en) * | 1991-09-18 | 1994-02-08 | Hitachi, Ltd. | Operational amplifier for stably driving a low impedance load of low power consumption |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2641626B1 (fr) * | 1989-01-11 | 1991-06-14 | Sgs Thomson Microelectronics | Generateur de tension de reference stable |
US4940907A (en) * | 1989-01-19 | 1990-07-10 | Ford Motor Company | Precision CMOS comparator with hysteresis |
US5144223A (en) * | 1991-03-12 | 1992-09-01 | Mosaid, Inc. | Bandgap voltage generator |
US5311071A (en) * | 1991-10-21 | 1994-05-10 | Silicon Systems, Inc. | High speed threshold crossing detector with reset |
US5353028A (en) * | 1992-05-14 | 1994-10-04 | Texas Instruments Incorporated | Differential fuse circuit and method utilized in an analog to digital converter |
US5334929A (en) * | 1992-08-26 | 1994-08-02 | Harris Corporation | Circuit for providing a current proportional to absolute temperature |
JPH0778481A (ja) * | 1993-04-30 | 1995-03-20 | Sgs Thomson Microelectron Inc | ダイレクトカレント和バンドギャップ電圧比較器 |
US5852376A (en) * | 1996-08-23 | 1998-12-22 | Ramtron International Corporation | Bandgap reference based power-on detect circuit including a supression circuit |
-
1996
- 1996-09-18 DE DE19638087A patent/DE19638087C2/de not_active Expired - Fee Related
-
1997
- 1997-07-23 EP EP97935471A patent/EP0861523A1/de not_active Withdrawn
- 1997-07-23 WO PCT/DE1997/001559 patent/WO1998012814A1/de not_active Application Discontinuation
- 1997-07-23 JP JP10514131A patent/JP2000500954A/ja active Pending
- 1997-07-23 US US09/068,353 patent/US6028457A/en not_active Expired - Fee Related
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4791324A (en) * | 1987-04-10 | 1988-12-13 | Motorola, Inc. | CMOS differential-amplifier sense amplifier |
EP0363332A2 (de) * | 1988-10-06 | 1990-04-11 | STMicroelectronics S.r.l. | Voll differentieller CMOS-Komparator mit hoher Auflösung |
US5285168A (en) * | 1991-09-18 | 1994-02-08 | Hitachi, Ltd. | Operational amplifier for stably driving a low impedance load of low power consumption |
Non-Patent Citations (1)
Title |
---|
AGAZZI O ET AL: "AN ANALOG FRONT END FOR FULL-DUPLEX DIGITAL TRANSCEIVERS WORKING ON TWISTED PAIRS", PROCEEDINGS OF THE CUSTOM INTEGRATED CIRCUITS CONFERENCE, NEW YORK, MAY 16 - 19, 1988, no. CONF. 10, 16 May 1988 (1988-05-16), INSTITUTE OF ELECTRICAL AND ELECTRICAL ENGINEERS, pages 2641 - 2644, XP000124786 * |
Also Published As
Publication number | Publication date |
---|---|
DE19638087C2 (de) | 1999-09-02 |
US6028457A (en) | 2000-02-22 |
DE19638087A1 (de) | 1998-04-02 |
EP0861523A1 (de) | 1998-09-02 |
JP2000500954A (ja) | 2000-01-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO1998012814A1 (de) | Cmos-komparator | |
EP0747713B1 (de) | Schaltungsanordnung zum Erfassen des Laststroms eines Leistungshalbleiterbauelementes mit source- oder drainseitiger Last | |
DE10258766B4 (de) | Schaltungsanordnung zur Steuerung und Erfassung des Laststroms durch eine Last | |
DE3327260A1 (de) | Schmitt-trigger | |
EP0226721B1 (de) | Schaltbare bipolare Stromquelle | |
DE3318537C2 (de) | ||
EP1321843B1 (de) | Stromquellenschaltung | |
EP0352659B1 (de) | Schaltungsanordnung zum Erfassen des Kurzschlusses einer mit einem FET in Reihe liegenden Last | |
DE4334513C1 (de) | CMOS-Schaltung mit erhöhter Spannungsfestigkeit | |
EP2184854A1 (de) | Pegelschieber mit Natural-Transistoren | |
DE19812920C2 (de) | Schaltungsanordnung zur Steuerung und Erfassung des Laststromes durch eine Last | |
EP0582125B1 (de) | Ansteuerschaltung für einen Leistungs-MOSFET mit sourceseitiger Last | |
DE4444623A1 (de) | Schaltungsanordnung zur Laststromregelung eines Leistungs-MOSFET | |
DE19533768C1 (de) | Stromtreiberschaltung mit Querstromregelung | |
DE4403201C2 (de) | Ansteuerschaltung für ein MOS-Halbleiterbauelement mit sourceseitiger Last | |
EP0990967A2 (de) | Schaltungsanordnung zur Steuerung und Erfassung des Laststromes durch eine Last | |
EP0642072B1 (de) | Stromspiegel | |
EP0651506B1 (de) | Integrierte Komparator-Schaltung | |
DE102004022991B3 (de) | Abtast-Differenzverstärker und Abtast-Verstärker | |
EP0523266A1 (de) | Integrierbarer Stromspiegel | |
EP1366568B1 (de) | Schaltungsanordnung zum überstrom-freien ein- und ausschalten eines stromes | |
DE2440937C3 (de) | Differenzverstärker mit zwei MOS-Transistoren | |
DE2840740C2 (de) | MOS-integrierte Konstantstromquelle | |
DE19635024C1 (de) | Schaltungsanordnung zum Treiben einer kapazitiven Last | |
DE3027455C2 (de) | Integrierte astabile Kippstufe |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 1997935471 Country of ref document: EP |
|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): JP US |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): AT BE CH DE DK ES FI FR GB GR IE IT LU MC NL PT SE |
|
WWE | Wipo information: entry into national phase |
Ref document number: 09068353 Country of ref document: US |
|
ENP | Entry into the national phase |
Ref country code: JP Ref document number: 1998 514131 Kind code of ref document: A Format of ref document f/p: F |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWP | Wipo information: published in national office |
Ref document number: 1997935471 Country of ref document: EP |
|
WWW | Wipo information: withdrawn in national office |
Ref document number: 1997935471 Country of ref document: EP |