Classifications

• • H—ELECTRICITY
  • H04—ELECTRIC COMMUNICATION TECHNIQUE
  • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
  • H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
  • H04N21/40—Client devices specifically adapted for the reception of or interaction with content, e.g. set-top-box [STB]; Operations thereof
  • H04N21/41—Structure of client; Structure of client peripherals
  • H04N21/414—Specialised client platforms, e.g. receiver in car or embedded in a mobile appliance
  • H04N21/4143—Specialised client platforms, e.g. receiver in car or embedded in a mobile appliance embedded in a Personal Computer [PC]
• • H—ELECTRICITY
  • H04—ELECTRIC COMMUNICATION TECHNIQUE
  • H04B—TRANSMISSION
  • H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
  • H04B1/06—Receivers
  • H04B1/16—Circuits
  • H04B1/18—Input circuits, e.g. for coupling to an antenna or a transmission line
• • H—ELECTRICITY
  • H04—ELECTRIC COMMUNICATION TECHNIQUE
  • H04B—TRANSMISSION
  • H04B7/00—Radio transmission systems, i.e. using radiation field
  • H04B7/14—Relay systems
  • H04B7/15—Active relay systems
  • H04B7/185—Space-based or airborne stations; Stations for satellite systems
  • H04B7/18578—Satellite systems for providing broadband data service to individual earth stations
  • H04B7/18597—Arrangements for system physical machines management, i.e. for construction, operations control, administration, maintenance
• • H—ELECTRICITY
  • H04—ELECTRIC COMMUNICATION TECHNIQUE
  • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
  • H04N7/00—Television systems
  • H04N7/20—Adaptations for transmission via a GHz frequency band, e.g. via satellite
• • H—ELECTRICITY
  • H04—ELECTRIC COMMUNICATION TECHNIQUE
  • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
  • H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
  • H04N21/40—Client devices specifically adapted for the reception of or interaction with content, e.g. set-top-box [STB]; Operations thereof
  • H04N21/41—Structure of client; Structure of client peripherals
  • H04N21/426—Internal components of the client ; Characteristics thereof

Definitions

• This application relates to a computer network and, more specifically, to a method and apparatus for an adapter card for a personal computer that receives information transmitted from a satellite.
• a hub station sends signals to a satellite and then to a receiver on the ground.
• the receiver includes an antenna.
• the antenna contains a low noise block (LNB) that amplifies and down converts an entire received transmission to L-band (typically 950 MHz to 1450 MHz) and passes the resulting signal into an interfacility link (IFL).
• LNB low noise block
• IFL is typically a coaxial cable that carries power to the LNB and carries the L-band signal to an Indoor Unit (IDU).
• the L-band coaxial cable is a standard interface in the satellite communications industry and is normally used regardless of the actual satellite transmission band (C-band. Ku-band. etc.).
• the IDU is a separate unit that contains a power supply for the LNB and for the IDU.
• the IDU also contains a tuner, demodulator, and a controller.
• the controller selects the tuner's frequency, the demodulator's bit rate, and performs various other functions needed for the operation of the receiver.
• the IDU tuner receives all ofthe signals from the satellite and selects a single signal for reception. The selected signal is passed to the demodulator.
• the IDU demodulator converts the analog signal from the tuner back into a digital data stream and passes it to an output line ofthe IDU.
• the output line of the IDU is typically input to a serial adapter card in a personal computer.
• the serial adapter card allows the digital data stream to be processed by the computer and allows the computer to communicate with the controller to control the operation of the satellite receiver.
• a disadvantage of such conventional systems lies in the fact that the IDU is a separate unit that is remote from the personal computer.
• the IDU which is typically incorporated into the receiver unit, adds additional components to a satellite communication network. Such additional components increase the packaging requirements ofthe system.
• a separate cable is required to connect the IDU to the serial adapter ofthe computer.
• the present invention overcomes the problems and disadvantages of the prior art by placing a printed circuit board within a personal computer that allows the personal computer to receive information directly from a satellite without having to incorporate a separate unit between the personal computer and the receiving antenna for the demodulating and tuning functions.
• This information can include a digital video signal, a digital audio signal, a broadcast file transfer, or any other desired information transfer.
• the present invention eliminates the need for a separate controller, such as the controller contained in a conventional IDU, because the personal computer can perform control functions. Furthermore, the reduction of circuitry achieved by applicant's invention increases the reliability of the system.
• the present invention includes a DC-DC converter that transmits power from the power supply ofthe personal computer to the LNB of the antenna.
• the circuitry of the applicants' personal computer adapter card can be powered by the power supply of the personal computer.
• the invention is an adapter card in a personal computer having a CPU for connecting the personal computer to a satellite communication network, comprising: a connector for receiving a plurality of analog signals from the satellite communication network; a tuner, connected to the connector, that receives the plurality of analog signals from the connector and selects a single analog signal for reception; a demodulator, connected to the tuner, that converts the analog signal from the tuner into a digital data stream; and a bus interface, connected to the demodulator and the CPU, that allows the CPU to request the digital data stream from the demodulator.
• the invention is an adapter card in a personal computer having a CPU for connecting the personal computer to a satellite communication network, comprising: a connector for receiver for receiving a plurality of analog signals form the satellite communication network; a tuner, connected to the connector, that receives the plurality of analog signals from the connector and selects a single analog signal for reception; a demodulator, connected to the tuner, that converts the analog signal from the tuner into a digital data stream; and a bus interface, connected to the tuner, the demodulator, and the CPU, that allows the CPU to send commands to the tuner and the demodulator to control operation of the tuner and the demodulator.
• the invention is an adapter card in a personal computer having a CPU and a power supply for connecting the personal computer to a satellite communication network, comprising: a connector for receiver for receiving a plurality of analog signals from the satellite communication network; a tuner, connected to the connector, that receives the plurality of analog signals from the connector and selects a single analog signal for reception; a demodulator, connected to the tuner, that converts the analog signal from the tuner into a digital data stream; a DC-DC converter; a bus interface, connected to the demodulator, the tuner, the CPU, and the power supply that allows the CPU to send and receive data to and from the adapter card and that allows voltage from the power supply to be sent to the DC-DC converter.
• the invention is a method for controlling an adapter card in a personal computer having a CPU, for connecting the personal computer to a satellite communication network, comprising the steps of: receiving, by the adapter card, a plurality of analog signals from the satellite communication network; selecting, by the adapter card, a single analog signal for reception; converting, by the adapter card, the analog signal into a digital data stream; receiving, by the CPU, commands to the tuner of the adapter card and to the demodulator of the adapter card via the bus interface to control operation of the tuner and the demodulator in accordance with the status information.
• Fig. 1 is a hardware block diagram of a preferred embodiment of the invention
• Fig. 2 is a diagram showing additional detail of a satellite receiver computer adapter card of Fig. 1 ;
• Fig. 3 is a block diagram showing additional detail of the satellite receiver computer adapter card of Fig. 2:
• Fig. 4 is a diagram of steps performed by a CPU of Fig. 1 : and Figs. 5(a) through 5(f) are detailed diagrams of steps performed by the CPU of Fig. 1 during tuning and demodulation.
• Fig. 1 is a hardware block diagram 100 of a preferred embodiment ofthe invention connected to a satellite communications network.
• Fig. 1 includes a personal computer 102, a keyboard 104, a display screen 106, an IFL link 108, an antenna 1 10, an LNB 1 12, a satellite 1 14, and a hub 1 16.
• Personal computer 102 includes a CPU 120, a memory 122, a satellite receiver computer adapter card 124, a bus 135, and a power supply 126.
• the personal computer also includes one or more expansion slots (not shown) into which an adapter card such as the adapter card 124 can be plugged.
• Adapter card 124 includes a demodulator 130, a tuner 132, a bus interface 134, and a DC-DC converter 136.
• IFL 108, antenna 1 10, LNB 1 12, satellite 1 14, and hub 1 16 are all of a known type.
• Hub 1 16 preferably sends a signal in a Ku-band having approximately a 500 MHz frequency range to satellite 1 14.
• the signal preferably is encoded using Binary Phase Shift Keying (BPSK) but could be encoded using other methods.
• Satellite 1 14 transmits the signals to a receiver including antenna 1 10.
• the signal from the hub can be any desired signal such as a digital video signal, e.g., MPEG-1 or INDEO 3.2, a digital audio signal, e.g., ADPCM, or a broadcast file transfer.
• Antenna 1 10 contains a low noise block (LNB) 1 12 that amplifies and down converts an entire received transmission preferably to L-band (typically 950 MHz to 1450 MHz) and passes the resulting signal into an interfacility link (IFL) 108.
• LNB low noise block
• IFL interfacility link
• IFL 108 is preferably a coaxial cable that carries power from the DC-DC converter 136 to LNB 1 12 and data from LNB 1 12 to tuner 132.
• Bus 135 is connected to adapter card 124 via bus interface 134.
• Bus 135 can be, e.g., an IS, EISA, or MicroChannel bus, or any other bus well known in the art.
• Bus interface 134 is a suitable bus interface of a type corresponding to a type of bus 135.
• Bus 135 and bus interface 134 also can be other types of busses or bus interfaces suitable for use with the present invention.
• Memory 122 includes data and software programs.
• CPU 120 executes the instructions ofthe software programs to perform the steps in a conventional manner.
• CPU 120 preferably is a 33 MHz or faster Intel 486 microprocessor belonging to the X86 family of microprocessors, manufactured by Intel Corp., but may be any similarly capable CPU depending upon the nature of the personal computer.
• Adapter card 124 preferably is a single printed circuit board that fits into a card slot in personal computer 120.
• tuner 132 receives the plurality of analog signals via IFL 108.
• Tuner 132 selects one of the analog signals in accordance with a tuning frequency previously sent to tuner 132 by CPU 120.
• Tuner 132 passes the selected signal to demodulator 130, where it is demodulated and passed to CPU 120 of computer 102 via bus interface 134.
• the adapter card 124 including the connector, the tuner 132, the demodulator 130 and the bus interface 134, is powered by power supply 126.
• Power supply 126 also powers all components in computer 102 and LNB 1 12.
• the voltage signal is also sent from DC-DC converter 136 to LNB 1 12 via IFL 108.
• Fig. 2 is a diagram showing additional detail of the preferred embodiment of adapter card 124.
• Adapter card 124 also preferably includes a Forward Error Correction (FEC) Level 2 element 140 and an FEC Level 1 element 142, bus interface 134 , a receiver (Rx) controller 146, and a microprocessor 148.
• FEC elements 140 and 142 and microprocessor 148 are optional and may be omitted in certain implementations ofthe invention.
• Rx controller 146 provides a packet framing function, address filtering, which allows simultaneous reception of approximately 100 addresses and Data Encryption Standard (DES) decryption. Additional details of adapter card 124 of Fig. 2 are discussed below in connection with Fig. 3.
• DES Data Encryption Standard
• Fig. 3 is a block diagram showing additional details of adapter card 124.
• Microprocessor 148 is omitted from the embodiment of Fig. 3.
• the received signal is received at tuner 132 via IFL 108 and is passed to demodulator 130 for demodulation.
• the data is forward error corrected in FEC elements 140 and 142 and is passed to CPU 120, via bus interface 134.
• bus 135 is preferably an ISA bus, although bus 135 may be any suitable bus.
• the ISA implementation of adapter card 124 shown in Fig. 3 preferably operates in "slave mode.” That is, received data is buffered in a 64K RAM 160 until CPU 120, sends a request for data to adapter card 124 via bus 1 5.
• RAM 160 is replaced by a 64K byte FIFO buffer.
• Received data preferably is encoded using a BPSK format.
• Tuner 132 preferably is a known tuner of a type manufactured by Sharp or Panasonic.
• Demodulator 130 can be any known type of demodulator.
• demodulator 130 is a demodulator of a type found in the DirecTv product, of a type found in the RCA DSS satellite receiver sold by Thomson Consumer Electronics, Inc.
• Demodulator 130 includes a voltage controlled oscillator (VCO) 162, a low pass filter (LPF) 163, and A/D converter 164, an amplifier 166, an automatic gain control (AGC) element 168, an automatic frequency control (AFC) element 170, a D/A converter 172, an application specific integrated circuit (ASIC) 174, and a depuncture logic element 176.
• VCO voltage controlled oscillator
• LPF low pass filter
• A/D converter 164 an amplifier 166
• AGC automatic gain control
• AFC automatic frequency control
• D/A converter 172 D/A converter
• ASIC application specific integrated circuit
• FEC elements 140 and 142 function to correct one bit errors using a known method.
• FEC may be implemented via Stanford Telecom (STEL) or HNS Viterbi decoding.
• a Reed-Solomon decoder 178 corrects multi-bit errors. Both the FEC elements and Reed-Solomon decoder 178 are optional and may be deleted from some implementations of the present invention.
• Rx controller 146 of Fig. 3 performs frame detection on the received, demodulated, error-corrected signal.
• Frame detection includes functions such as address recognition, CRC checking, maximum frame length checking, and frame error detection.
• Rx controller 146 additionally performs DES decryption in implementations of the invention where the incoming signal is encrypted. In still other implementations, Rx controller 146 performs address filtration so that only data of interest will be passed to CPU 120, shown in Fig. I .
• Other implementations of the invention use a known high-level data link control (HDLC) element in place of Rx controller 146, such as the Z85C30 HDLC manufactured by Advanced Micro Devices.
• HDLC high-level data link control
• DC-DC converter 136 includes two voltage regulator (VR) elements 180 and 182.
• DC- DC converter 136 preferably receives a 5V signal from the power supply 126, shown in Fig. 1 , supplied by bus 135 via bus interface 134 and outputs a 15V and a 21V signal, although it may instead receive a 12V signal from the power supply 126 for conversion.
• the 15V signal and the 21 V signal both are input to tuner 132.
• the 21V signal is passed from tuner 132 to LNB 1 12 to provide power to LNB 1 12.
• the LNB requires a 15V signal, but the tuner sends a 21V signal to account for losses in the IFL 108.
• Fig. 4 is a diagram of steps performed by CPU 120, as shown in Fig.
• CPU 120 performs the functions normally performed by a CPU of a personal computer.
• CPU 120 also processes the packets received by adapter card 124.
• step 402 CPU 120 sends signals to tuner 132 via bus 135 and bus interface 134.
• signals pass to tuner 132 through demodulator ASIC 174.
• CPU sends data that is passed to tuner 132 on data line 191.
• CPU 120 sends a one-bit enable signal to tuner 132 on line 192.
• CPU 120 toggles clock line 190 and sends one bit of the tuning frequency to tuner 132.
• Clock line 190 is toggled and a bit sent every 18 msec until the tuning frequency has been sent.
• GUI graphical user interface
• CPU 120 plays a sound over a speaker (not shown) when the demodulator and FEC element are locked.
• CPU 120 may determine a tuning frequency without human intervention.
• step 404 CPU 120 checks the quality of the signal received from demodulator 130.
• Signal quality is preferably measured by Signal Quality Factor (SQF) and Energy Per Bit to Noise Ratio (EBNR). These details are determined by the adapter card hardware and software and the operating system of the operating computer.
• SQF Signal Quality Factor
• EBNR Energy Per Bit to Noise Ratio
• step 406 CPU 120 sends a signal to point the antenna in accordance with the quality ofthe received signal.
• step 408 if demodulator 130 and FEC 140/142 are not locked, the tuning frequency is adjusted in step 410 as described below and steps 402 and 408 are repeated.
• the tuner 132 is able to tune within plus or minus 2 MHz of the correct signal frequency.
• the adapter card 124 In order to begin receiving, i.e., to acquire or lock the signal, the adapter card 124 must search through this 4 MHz range.
• Figs. 5(a) through 5(f) are diagrams of steps performed by CPU 120. as shown in Fig. 1 , for tuner and demodulator control. In the described embodiment, a real time clock interrupt occurs every 18 msec. When an interrupt occurs in step 502, CPU 120 performs miscellaneous processing in step 504. If no tuning frequency has been indicated in step 506, then a tuning frequency is acquired from an operator and an initial state is set to SO in step 508. Next, control branches depending on a current control state. All branches return to step 510, where a current SQF value is stored in a memory of computer 102.
• State SO is an initial state for channel acquisition. If the current state is SO, i.e., if tuner 132 has not been set. then control passes to step 512 of Fig. 5(b). In step 512, CPU 120 programs tuner 132 as described above and sets a current state to S 1.
• CPU 120 configures demodulator 130 at the tuning frequency by sending data, address, and control signals to demodulator 130.
• Demodulator 130 preferably sweeps in 100 KHz steps for 20 msec in a 4 MHz band. At the end of the sweep, demodulator 130 has determined an SQF value. If the SQF is the best SQF yet, i.e.. if it is the highest numerical value, it is saved in step 518. If CPU 120 determines that it is through sweeping through the 4 MHz. then the CPU 120 proceeds immediately to step 510 to store the SQF value and exit the interrupt.
• step 522 the CPU 120, in step 522, saves the best SQF found as yet.
• step 524 the current state is set to S2 and step 526 the SQF register in demodulator 130 is cleared.
• the CPU 120 sends a command to the demodulator 130 to enable the bit timing recover (BTR) loop.
• BTR bit timing recover
• the BTR allows the demodulator 130 to determine where each bit begins and ends and so to correctly sample and demodulate the bits.
• the command is sent over the data, address, and control lines.
• the current state is set to S3.
• step 530 When the current state is S3, if the FEC lock signal from the Reed-Solomon decoder 178 is low in step 530, indicating that the FEC is in lock, i.e., the Reed-Solomon decoder 178 has detected too many errors in transmission from the satellite, CPU 120 in step 532 changes the configuration of demodulator 130. Some factors changed include the length of the frequency sweep, the range of the sweep, and how often sampling is done.
• the current state is then set to S5 in step 543. If the FEC signal was high in step 530, indicating that there were not too many errors in transmission from the satellite, then control passes immediately to step 510 to store the SQF value and exit the interrupt.
• the CPU 120 determines if the FEC is in lock and if the demodulator is out of lock. In the preferred embodiment, the CPU 120 determines if the FEC is in lock by reading the FEC lock signal from a register (not shown) in the demodulator ASIC 174 and determining if the FEC lock signal is high, i.e., not locked. This occurs if the Reed-Solomon decoder 178 has detected a large number of errors.
• the FEC lock signal in the register parallels the FEC lock signal being high if the FEC lock signal is high and being low if the FEC lock signal is low.
• the CPU 120 determines if the demodulator 174 is out of lock by reading information from a register in the demodulator indicating whether the modulator is out of lock. If the FEC is not locked in step 550, i.e., few or no errors are detected by the Reed-
• the CPU 120 reads the SQF in step 552 and saves the frequency offset in step 556. If the FEC is locked, the CPU 120 determines if the demodulator 174 is out of lock in step 558. If the demodulator is out of lock, the current state is set to SI . If the demodulator is not out of lock, the current state is set to S3.
• the present invention allows a personal computer to be connected to a satellite communication network by merely adding an adapter card to the personal computer and by loading control software into the personal computer.
• the CPU of the personal computer provides a control function for the adapter card and the power supply of the computer powers both the adapter card and an LNB element connected to the computer.
• the adapter card accesses the satellite communication network through a standard IFL.
• the reduction of circuitry achieved by applicant's invention increases the reliability ofthe system.

Landscapes

• Engineering & Computer Science (AREA)
• Signal Processing (AREA)
• Physics & Mathematics (AREA)
• Astronomy & Astrophysics (AREA)
• General Physics & Mathematics (AREA)
• Computer Networks & Wireless Communication (AREA)
• Multimedia (AREA)
• Aviation & Aerospace Engineering (AREA)
• General Engineering & Computer Science (AREA)
• Input Circuits Of Receivers And Coupling Of Receivers And Audio Equipment (AREA)
• Circuits Of Receivers In General (AREA)
• Radio Relay Systems (AREA)

Priority Applications (7)

Applications Claiming Priority (1)

Publications (1)

Family

ID=22254579

Family Applications (1)

Country Status (7)

Cited By (12)

Citations (2)

Family Cites Families (1)

• 1996
  • 1996-01-16 BR BR9610881A patent/BR9610881A/pt not_active IP Right Cessation
  • 1996-01-16 CA CA002213260A patent/CA2213260C/en not_active Expired - Fee Related
  • 1996-01-16 EP EP96910289A patent/EP0815686A4/en not_active Ceased
  • 1996-01-16 JP JP9525936A patent/JPH10507618A/ja active Pending
  • 1996-01-16 WO PCT/US1996/000061 patent/WO1997026762A1/en not_active Application Discontinuation
  • 1996-01-16 MX MX9706286A patent/MX9706286A/es unknown
  • 1996-01-16 AU AU53527/96A patent/AU5352796A/en not_active Abandoned

Patent Citations (2)

Non-Patent Citations (1)

Also Published As

Similar Documents

Legal Events