WO1994013008A2 - Forming a layer - Google Patents
Forming a layer Download PDFInfo
- Publication number
- WO1994013008A2 WO1994013008A2 PCT/GB1993/002359 GB9302359W WO9413008A2 WO 1994013008 A2 WO1994013008 A2 WO 1994013008A2 GB 9302359 W GB9302359 W GB 9302359W WO 9413008 A2 WO9413008 A2 WO 9413008A2
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- layer
- article
- deposited
- recess
- pressurised liquid
- Prior art date
Links
- 239000000463 material Substances 0.000 claims abstract description 67
- 238000000034 method Methods 0.000 claims abstract description 62
- 239000007788 liquid Substances 0.000 claims abstract description 44
- 238000000151 deposition Methods 0.000 claims abstract description 37
- 239000004065 semiconductor Substances 0.000 claims abstract description 15
- 239000011800 void material Substances 0.000 claims abstract description 12
- 238000010438 heat treatment Methods 0.000 claims abstract description 6
- 238000001755 magnetron sputter deposition Methods 0.000 claims abstract description 4
- 230000003028 elevating effect Effects 0.000 claims abstract description 3
- 230000008021 deposition Effects 0.000 claims description 29
- 238000004544 sputter deposition Methods 0.000 claims description 10
- 239000004411 aluminium Substances 0.000 claims description 9
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical group [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 claims description 9
- 229910052782 aluminium Inorganic materials 0.000 claims description 9
- LFQSCWFLJHTTHZ-UHFFFAOYSA-N Ethanol Chemical compound CCO LFQSCWFLJHTTHZ-UHFFFAOYSA-N 0.000 claims description 8
- 229910000838 Al alloy Inorganic materials 0.000 claims description 7
- CURLTUGMZLYLDI-UHFFFAOYSA-N Carbon dioxide Chemical compound O=C=O CURLTUGMZLYLDI-UHFFFAOYSA-N 0.000 claims description 6
- 239000002245 particle Substances 0.000 claims description 4
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 claims description 4
- 229910002092 carbon dioxide Inorganic materials 0.000 claims description 3
- 239000001569 carbon dioxide Substances 0.000 claims description 3
- 239000007787 solid Substances 0.000 claims description 3
- 229910052802 copper Inorganic materials 0.000 claims description 2
- 230000004907 flux Effects 0.000 claims description 2
- 239000000203 mixture Substances 0.000 claims description 2
- 229910052710 silicon Inorganic materials 0.000 claims description 2
- 235000012431 wafers Nutrition 0.000 abstract description 59
- 238000012545 processing Methods 0.000 abstract description 9
- 229910052751 metal Inorganic materials 0.000 description 10
- 239000002184 metal Substances 0.000 description 10
- 238000005229 chemical vapour deposition Methods 0.000 description 9
- 230000008569 process Effects 0.000 description 9
- 230000004888 barrier function Effects 0.000 description 7
- 239000007789 gas Substances 0.000 description 7
- 230000015572 biosynthetic process Effects 0.000 description 6
- XKRFYHLGVUSROY-UHFFFAOYSA-N Argon Chemical compound [Ar] XKRFYHLGVUSROY-UHFFFAOYSA-N 0.000 description 4
- 238000009413 insulation Methods 0.000 description 4
- 230000032258 transport Effects 0.000 description 4
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 3
- 230000006835 compression Effects 0.000 description 3
- 238000007906 compression Methods 0.000 description 3
- 238000009792 diffusion process Methods 0.000 description 3
- 230000000694 effects Effects 0.000 description 3
- 238000005530 etching Methods 0.000 description 3
- 229910052786 argon Inorganic materials 0.000 description 2
- 238000005137 deposition process Methods 0.000 description 2
- 238000011161 development Methods 0.000 description 2
- 230000018109 developmental process Effects 0.000 description 2
- 238000010292 electrical insulation Methods 0.000 description 2
- 239000011810 insulating material Substances 0.000 description 2
- 239000012212 insulator Substances 0.000 description 2
- 230000008018 melting Effects 0.000 description 2
- 238000002844 melting Methods 0.000 description 2
- 238000007789 sealing Methods 0.000 description 2
- 238000000992 sputter etching Methods 0.000 description 2
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 1
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- 230000008901 benefit Effects 0.000 description 1
- 229910052796 boron Inorganic materials 0.000 description 1
- 230000007797 corrosion Effects 0.000 description 1
- 238000005260 corrosion Methods 0.000 description 1
- 230000006837 decompression Effects 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 238000005324 grain boundary diffusion Methods 0.000 description 1
- 230000005484 gravity Effects 0.000 description 1
- BHEPBYXIRTUNPN-UHFFFAOYSA-N hydridophosphorus(.) (triplet) Chemical compound [PH] BHEPBYXIRTUNPN-UHFFFAOYSA-N 0.000 description 1
- 238000011065 in-situ storage Methods 0.000 description 1
- 238000010348 incorporation Methods 0.000 description 1
- 239000006193 liquid solution Substances 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 239000000615 nonconductor Substances 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- 238000002161 passivation Methods 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 238000001020 plasma etching Methods 0.000 description 1
- 230000002035 prolonged effect Effects 0.000 description 1
- 230000001681 protective effect Effects 0.000 description 1
- 238000005546 reactive sputtering Methods 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 238000010561 standard procedure Methods 0.000 description 1
- 239000000758 substrate Substances 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
- 238000007738 vacuum evaporation Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/67155—Apparatus for manufacturing or treating in a plurality of work-stations
- H01L21/67161—Apparatus for manufacturing or treating in a plurality of work-stations characterized by the layout of the process chambers
- H01L21/67167—Apparatus for manufacturing or treating in a plurality of work-stations characterized by the layout of the process chambers surrounding a central transfer chamber
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/67155—Apparatus for manufacturing or treating in a plurality of work-stations
- H01L21/67207—Apparatus for manufacturing or treating in a plurality of work-stations comprising a chamber adapted to a particular process
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76837—Filling up the space between adjacent conductive structures; Gap-filling properties of dielectrics
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
- H01L21/76882—Reflowing or applying of pressure to better fill the contact hole
Definitions
- the present invention relates to arrangements in which a layer of material is formed on a surface, so that the material is introduced into holes or trenches in the surface. It is particularly, but not exclusively, concerned with arrangements in which that surface is a surface of a semiconductor wafer (or substrate used for integrated circuits)-
- an electrically insulating layer is to be formed over the wafer, in order to isolate active regions and/or conductive tracks from each other, or to form a protective covering known as a passivation layer.
- a passivation layer is often required to cover conductive tracks or other structures on the wafer, and these structures may be close to each other so that the gaps between them form narrow trenches.
- the insulating material covers all the surface with sufficient thickness to provide good electrical insulation, and that the top surface of the insulating layer shall be sufficiently smooth for the next stage of wafer processing.
- the normal way of forming layers on the surface of a semiconductor wafer is by the use of a deposition technique, such as sputtering for conductive layers, or chemical vapour deposition for insulating layers. In such a technique, the surface on which the layer to be formed is bombarded with particles of the material to be deposited until a layer of a suitable thickness has been achieved.
- surface is the surface of a layer with a hole or trench therein extending to the surface of the wafer
- the particles of the material are deposited on the sides and base of the hole or trench, but it has been found that there is a tendency for the particles to be deposited primarily at the mouth of the hole or trench, so that the width of the mouth is reduced as the deposition continues.
- the effect of this is that the interior of the hole or trench may suffer from shadowing, and a suitably thick layer of the material may not be deposited inside the hole before deposition at the mouth of the hole or trench effectively closes the hole or trench and prevents further deposition therein, or before the required thickness has already been deposited elsewhere on the surface.
- An alternative method of producing a suitable conductive layer is firstly to fill the hole with one metal, and then form the metal layer over the insulation and the filled hole.
- the hole may be filled with tungsten using a technique such as chemical vapour deposition, and then a more common metal, such as aluminium or aluminium alloy may be deposited over the surface by the sputtering technique discussed above.
- a technique such as chemical vapour deposition
- a more common metal such as aluminium or aluminium alloy
- Holes can be filled by sputtering at high temperature (>500°C) and/or using bias sputtering, but the quality of the metal is degraded, and the process is inconsistent and hard to control. Aluminium CVD is possible and does fill holes, but the process is slow, hard to control, and requires previous deposition of a suitable seed layer. Again, a two-stage process involving different materials is then necessary.
- One method is to deposit part of the required thickness by chemical vapour deposition (CVD) , and then to remove the parts of the layer that overhang the trench by sputter etching or reactive ion etching. This cycle may be repeated until sufficient thickness has been deposited, the etching steps being used to prevent the closing of the mouth of the trench.
- CVD chemical vapour deposition
- This cycle may be repeated until sufficient thickness has been deposited, the etching steps being used to prevent the closing of the mouth of the trench.
- the process is slow, requires several steps, and must be adjusted for different geometries.
- Another method is to deposit an insulating material that can be reflowed by melting, such as silicon oxide doped with boron or phosphorous.
- the material may be deposited by CVD, and then heated until it flows into the trench.
- the temperature required for reflow of such material is greater than 800°C, which will cause melting of any aluminium tracks present, and can cause undesirable diffusion in active regions of devices in the water.
- a third method is to apply a liquid solution onto the surface of the wafer, where such liquid when subsequently heated forms a solid insulating layer, such as that known as "spin-on-glass" .
- the material flows into the trenches when first applied.
- the material tends to retain some moisture after the heating process, and this moisture can cause device unreliability due to corrosion. It may require a capping layer to seal against moisture, which increases the number of process steps and hence the device costs.
- the present invention proposes that a layer be formed on the surface of an article in which surface there is a recess such as a hole or trench, with the layer covering the mouth of the hole or trench. Then, without elevating the temperature, the article and layer are subject to elevated pressures sufficient to cause the layer to deform into the hole or trench.
- the precise pressure conditions necessary to acheive the deformation of the layer will depend on the materials used, but for aluminium or aluminium alloys, the pressure will have to be higher than 200 x 10 6 Pa (30,000 p.s.i) and pressures in excess of 700 x 10 6 Pa (100,000 p.s.i) have been found to be suitable.
- Alloys commonly used for forming conductive tracks are of composition Al/0-2% Si/0-4% Cu/O-2% Ti, and these have been found to deform suitably under such conditions.
- the present invention is not limited to one particular method of forming the layer, and sputtering or chemical vapour deposition techniques may be used as discussed above, although other alternatives such as vacuum evaporation or application of a liquid may also be used. Indeed, it is possible for the layer to be pre-formed, as a film, which film is then positioned on the article.
- material for forming the layer e.g. aluminium or other suitable material
- material for forming the layer is first deposited on the surface of the underlying layer by e.g. sputtering.
- the material may then be deposited on the sides and base of the hole or trench, although the thickness at the mouth of the structure will be greater.
- deposition stops and the result is subject to elevated pressure for a period sufficiently long to cause movement of the material to fill the structure, or to move into the structure sufficiently to allow a reliable electrical contact if the material is a metal, or to provide a reliable electrical insulation if the material is an insulator.
- the mouth of the structure is completely closed by the deposition, leaving a void below the closed mouth within the structure.
- Such closing of the mouth of the structure enables the material to be pushed down into the structure, collapsing the void by the elevated pressure outside it. The void will therefore be filled when the material moves under the elevated pressure conditions.
- the closing of the mouth of the structure does not represent a limit to the amount of the material that may, at the end of the procedure, fill the structure to achieve a satisfactory contact or insulator.
- Aluminium, or some aluminium alloys are particularly suitable for use with the present invention because their yield strengths are lower than other metals commonly used. Thus, they will deform to move into or fill the hole at relatively lower pressures. For other materials, pressures will need to be higher.
- a liquid Whilst the elevated pressures required by the present invention may be achievable using a gas, it is preferable that a liquid is used. Furthermore, it has been realised a liquid may also be used within the technique of European patent application 89304633.8. Therefore, although the use of a liquid for achieving elevated pressures is a preferred feature of the first aspect of the present invention, it also forms the basis of a second, independent, aspect.
- a layer is formed on the surface of an article, in which surface there is a recess such as a hole or trench, with the layer covering the mouth of the hole or trench. Then, at least the exposed surface of the layer is brought into contact with a pressurised liquid. The elevated pressure to which the layer is exposed then causes the layer to deform into the hole or trench, possibly due to the pressure alone or alternatively due to both elevated pressures and temperatures.
- liquids are almost imcompressible, much less work needs to be done in the compression system in order to achieve very high pressure. For example, compression of ethanol by 10% produces a pressure of approx. 130 MPa, whereas compression of argon by 10% produces a pressure rise of only 0.01 MPa.
- a liquid under very high pressure has less stored energy that a gas under the same pressure because less work has been done on it, so less energy can be released in an uncontrolled decompression reducing the safety risks.
- the liquid is one with no dissolved solids. It is preferred that the liquid be one which can be allowed to evaporate from the workpiece at the end of the processing.
- Ethanol is a suitable example, as is liquid carbon dioxide.
- the liquid used must be compatible with the temperature employed during the processing. If the temperature of a liquid exceeds that of its triple point then the liquid turns to gas. Ethanol and carbon dioxide have triple points at critical temperatures 514K and 304K respectively. These liquids may be used provided the temperature in each case does not exceed the respective critical temperature.
- Water may also be a suitable liquid for use in the processing.
- the use of water allows operation at higher temperatures, since its triple point occurs at a critical temperature of 647K.
- the layer may be conductive, insulating or semiconductive. It has previously been mentioned that it is important for the mouth of the structure to be completely closed by the deposition, leaving a void below the closed mouth. If the deposition is vertical, or substantially vertical, it has been found that such closing of the mouth requires a long deposition of a thickness at least as great as the width of the hole. It may be desirable to reduce this thickness, so that after subsequent pattern etching of the layer, the step heights are reduced, to ease (for example) subsequent layer step coverage, or photolithography (by reducing the depth of focus field required).
- the deposition be carried out by magnetron sputtering, such that the flux of material is from a large range of angles to the surface of the wafer, and that the wafer be heated to increase the mobility of the deposited material. Under the correct surface and heat conditions, the material deposited in the hole or trench can flow out of that hole or trench and contribute to the bridging.
- magnetron sputter deposition of aluminium alloys a platen temperature of 350-450°C has been found to be suitable, but other temperatures may also enhance the bridging effect.
- Fig. 1 shows a cross-section of a semiconductor wafer prior to the formation of a layer according to the present invention
- Fig. 2 shows a cross-section of the wafer of Fig.
- Fig. 3 shows a cross-sectional view of the wafer, after the layer has been completed.
- Fig. 4 shows a cross-sectional view of the wafer, after exposure to elevated pressure.
- Fig. 5 is a sectional view corresponding to Fig.
- Fig. 6 is a schematic plan view of an apparatus for carrying out the present invention.
- Fig. 7 is a schematic sectional view of the part of the apparatus of Fig. 6, which part subjects the article to elevated pressures. This part is also able to subject the article to elevated temperature for when a method according to the second aspect of the present invention is used.
- Fig. 1 shows a semiconductor wafer 1 with a pre- existing layer 2 thereon.
- the wafer 1 itself may contain a plurality of layers and/or regions of different properties, to form a semiconductor device, and will be the result of a fabrication process involving a plurality of stages for forming those layers and/or regions.
- the internal structure of the wafer 1 is not of significance in the present invention, and therefore these layers and/or regions will not be discussed further.
- the layer 2 has a hole or trench structure 3 therein, and the present invention is concerned with the problem of forming a layer over the pre-existing layer 2, e.g. so that either an electrical contact can be made by a metal layer to the surface 4 of the wafer
- an electrical insulator can be formed on the surface 4 of the wafer 1 within the hole or trench structure 3, or a layer can be formed that can be made semiconductive in known manner. That surface 4 may thus be in contact with e.g. active regions within the wafer, or further conductive tracks within the structure on the wafer.
- a material such as aluminium is sputtered onto the surface of the layer
- a material such as silicon dioxide is deposited onto the surface of the layer 2 by e.g. chemical vapour deposition. This process continues until the new layer over the pre-existing layer 2 has a suitable thickness. This is shown in Fig. 2, with the new layer shown at 10. With such deposition techniques, deposition of the material to form the layer 10 tends to occur more rapidly at the mouth of the structure 3, as compared with its side walls and its base, formed by surface 4. As a result, as shown in Fig.
- the side walls 11 of the hole or trench structure 3, and the surface 4 have a relatively thin layer of material thereon, as compared with the layer 10 covering the surface of the pre ⁇ existing layer 2. It can thus be seen that satisfactorily reliable electrical connection or insulation to the wafer 1 at the surface 4 may not be achieved. Furthermore, it is not normally possible to increase the amount of deposition on the side walls 11 and the surface 4 by continuing the deposition process, because that deposition process will eventually close the gap 12 in the layer 10 above the hole or trench structure 3, preventing further deposition within that structure 3 and leaving a void.
- the technique described above represents the currently standard method, and the poor coverage to the surface 4 may thus become a defect or weak point in the device.
- Fig. 3 thus shows a processing stage similar to Fig. 2, but in which the mouth of the structure is closed, to have a void below the layer 10.
- This idea of wholly sealing the void may also be achieved by providing a capping layer over the layer which thus may seal any open voids.
- Such a capping layer may also improve the configuration of the final surface.
- Such a capping layer may be any suitable material, and may have a higher Youngs modulus than the layer being capped at the temperature/pressure at which it is to deform. After the wafer has been subject to the elevated pressure conditions, the capping layer may be removed or may be left in place depending on the material of that capping layer.
- the structure shown in Fig. 3 is then sub ected to elevated pressure, e.g. pressures above 700 x 10 6 Pa (100,000 p.s.i.), assuming that the material of the layer 10 is aluminium.
- elevated pressure causes the material of layer 10 to flow proximate the structure 3, and this process may continue until the structure 3 is filled, as shown in Fig. 4.
- Material 13 then entirely fills the structure 3 and thus a satisfactory electrical contact to, the surface 4 may then be achieved.
- the structure shown in Fig. 3 is then subjected to elevated pressure by contact with pressurised liquid.
- the temperature is elevated as well.
- Satisfactory contact or insulation can be achieved using e.g. temperature above 350°c to 400°c and pressures above 20 x 10 6 Pa (3000 p.s.i.).
- the shape of the layer 10 adjacent the structure 3, before the mouth of the structure 3 is closed may be different, as shown in Fig. 5.
- Deposition occurs preferentially at the mouth of the structure 3, thereby speeding up the closing of the mouth of that structure 3.
- the layer 10 is deposited at elevated temperatures.
- the thickness of the layer 10 is normally at least 2 times the width of the structure 3, but this limit may be avoided by use of elevated temperatures as described above.
- the structure 3 must be wholly filled by the material 13, as shown in Fig. 4. If the pressures are not sufficiently high, or are not maintained for sufficiently long, the flow of material 13 into the structure 3 may not wholly fill it, and consideration must be given to this during the carrying out of the present invention. It may also be desirable to form a barrier layer (not shown) between the layer 2 and the layer 10. Furthermore, care needs to be taken if there are a multiplicity of adjacent structures 3, to ensure that there is sufficient material in the layer 10 to fill them all.
- FIG. 6 An apparatus for carrying out the present invention, when the article is a semiconductor wafer, is shown in Fig. 6.
- the majority of components of that apparatus are conventional, with the exception of the parts for subjecting the article (wafer) to elevated pressure, and, if employed in a method according to the second aspect of the present invention, elevated temperatures.
- the lock chamber 21 receives a wafer from the lock chamber 21 and transports the wafer successfully to one of a series of modules, in which processing of the wafer occurs. Normally, the wafer is pre-heated in a pre-heat module
- the pre-heating of the wafer, in vacuum, ensures that the wafer is fully out-gased, and temperature of approximately 400°C are maintained for 60s. For some hydroscopic wafers, a prolonged heating may be necessary.
- the wafer may be transported by suitable movement and rotation of the transport arm 22, to a sputter etch module 24. This cleans out native oxide from the wafer, and may also further degas the wafer. Such sputter etching is optional.
- the processing thus carried out causes, the wafer to be in the state shown in Fig. 1. If, as previously described, a barrier layer is to be formed on the layer 2 before the formation of the layer 10, the wafer is transported to a barrier deposition module 25 either directly from the pre-heat module 23 or from the sputter etch module 24.
- the barrier layer may be formed in a conventional manner, and may be e.g. of Ti-TiN.
- the TiN may be deposited by reactive sputtering of pure Ti, and R.F. bias, in-situ oxygen incorporation, or vacuum breaks can be used to increase the integrity of the barrier layer.
- the typical thickness of the barrier layer, if formed, is of the order of lOOnm. It should be noted that formation of a barrier layer on the structure shown in Fig. 1 is known.
- the wafer is transported by the transporter arm 22 to a deposition module 26, in which the layer 10 is deposited.
- a deposition module 26 in which the layer 10 is deposited.
- Such deposition may be by known methods, and sputter deposition is preferred. As has previously been mentioned, it is preferable for such deposition to occur at elevated temperatures.
- the deposition of the layer 10 continues until all hole or trench structures on the article are sealed by the layer 10 .
- the modules 23 to 26 of the apparatus described above may be conventional. In the conventional arrangement, where a layer 10 is formed, it will not seal the hole or trench structures, but the sealing of such structures may be carried out using a conventional module 26.
- the wafer is transported from the deposition module 26 to a module 27 in which the wafer is subjected to elevated pressures so as to cause the layer 10 to deform so that material 13 fills the hole or trench structures, as shown in Fig. 4.
- the module 27 is shown in more detail in Fig. 7.
- Fig. 6 also shows a display 28 by which the operator can monitor the movement of the wafer.
- the wafer is subjected to elevated pressure by contact with pressurised liquid in module 27.
- the temperature is elevated as well.
- the module 27 comprises a pressure vessel 30 which is connected via a passageway 31 containing a gate valve 32 to the region of the apparatus containing the transport arm 22.
- a gate valve 32 to the region of the apparatus containing the transport arm 22.
- wafers may be introduced into, and removed from, the pressure vessel 30 via the passageway 31 by opening and closing of gate valve 32, this movement being shown by arrow 33.
- the interior of the pressure vessel 30 communicates with a vacuum chamber 34 connected to a pump 35. This enables the interior of the pressure vessel 30 to be evacuated.
- Support pins 39 are provided for supporting a wafer 36 which has been introduced into the pressure vessel 30.
- the pressure vessel 30 has an inlet 37 connected to a high pressure gas e.g. Argon or liquid source.
- a high pressure gas e.g. Argon or liquid source.
- the pressure vessel 30 contains heating plates 38 which permit the temperature within the pressure vessel 30, and hence the temperature of the wafer to be elevated, if desired when pressurised liquid is being used.
- a wafer 36 introduced into the pressure vessel 30 may be subjected to elevated pressures, optionally by means of contact with pressurised liquid, and, if liquid is used, optionally subjected also to elevated temperatures so as to cause a layer 10 formed thereon to form into vias in the wafer.
- the vessel 30 is de-pressurised.
- Pressurised gas may simply be allowed to escape through an outlet, which may actually be the inlet 37.
- the gas may be pumped out.
- pressurised liquid it may be allowed to drain from the vessel under the influence of gravity through an approximately positioned outlet, or it may be pumped out.
- it may be allowed to evaporate, with the vapour so formed being let out of, or pumped out of the vessel.
- the present invention permits satisfactory electrical contact to be achieved through small contact holes.
- deposition at the mouth of the hole would rapidly close a small hole, so that the existing techniques offered only poor electrical contact.
- the closing of the mouth of the hole during the initial deposition of the metal layer, before the elevated temperature and pressure conditions are applied may improve the success of contact after those elevated pressure and temperature conditions have been applied.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Physical Vapour Deposition (AREA)
- Electrodes Of Semiconductors (AREA)
Abstract
Description
Claims
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP6512877A JPH07503106A (en) | 1992-11-19 | 1993-11-16 | formation of layers |
KR1019940702401A KR940704056A (en) | 1992-11-19 | 1993-11-16 | Layer Formation Method |
EP94900220A EP0621980A1 (en) | 1992-11-19 | 1993-11-16 | Forming a layer |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB9224260.1 | 1992-11-19 | ||
GB929224260A GB9224260D0 (en) | 1992-11-19 | 1992-11-19 | Forming a layer |
Publications (2)
Publication Number | Publication Date |
---|---|
WO1994013008A2 true WO1994013008A2 (en) | 1994-06-09 |
WO1994013008A3 WO1994013008A3 (en) | 1994-07-21 |
Family
ID=10725348
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/GB1993/002359 WO1994013008A2 (en) | 1992-11-19 | 1993-11-16 | Forming a layer |
Country Status (6)
Country | Link |
---|---|
EP (1) | EP0621980A1 (en) |
JP (1) | JPH07503106A (en) |
KR (1) | KR940704056A (en) |
GB (1) | GB9224260D0 (en) |
TW (1) | TW296461B (en) |
WO (1) | WO1994013008A2 (en) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1996002938A1 (en) * | 1994-07-13 | 1996-02-01 | Electrotech Limited | Filling holes and the like in substrates |
EP0793268A2 (en) * | 1995-05-23 | 1997-09-03 | Texas Instruments Incorporated | Process for filling a cavity in a semiconductor device |
EP0731503A3 (en) * | 1994-12-12 | 1997-10-29 | Texas Instruments Inc | Semiconductor cavity filling process |
US6171957B1 (en) | 1997-07-16 | 2001-01-09 | Mitsubishi Denki Kabushiki Kaisha | Manufacturing method of semiconductor device having high pressure reflow process |
US6274245B1 (en) * | 1991-05-28 | 2001-08-14 | Trikon Technologies Limited | Foil for use in filing substrate recesses |
US6329284B2 (en) | 1995-10-17 | 2001-12-11 | Mitsubishi Denki Kabushiki Kaisha | Manufacturing process of a semiconductor device |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH09102541A (en) * | 1995-10-05 | 1997-04-15 | Mitsubishi Electric Corp | Semiconductor device and its manufacture |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5011793A (en) * | 1990-06-19 | 1991-04-30 | Nihon Shinku Gijutsu Kabushiki Kaisha | Vacuum deposition using pressurized reflow process |
EP0430040A2 (en) * | 1989-11-27 | 1991-06-05 | Micron Technology, Inc. | Method of forming a conductive via plug or an interconnect line of ductile metal within an integrated circuit using mechanical smearing |
EP0526889A2 (en) * | 1991-08-06 | 1993-02-10 | Nec Corporation | Method of depositing a metal or passivation fabric with high adhesion on an insulated semiconductor substrate |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61222459A (en) * | 1985-03-28 | 1986-10-02 | 日本電気株式会社 | Medical irradiation field projector |
JPS63294839A (en) * | 1987-05-27 | 1988-12-01 | Nec Corp | Ct simulator for radiotherapy |
JPS6491199A (en) * | 1987-10-02 | 1989-04-10 | Toshiba Corp | Operation controller using voice recognizing function |
DE8713524U1 (en) * | 1987-10-08 | 1989-02-02 | Siemens AG, 1000 Berlin und 8000 München | Third generation computer tomograph |
JPH01218466A (en) * | 1988-02-26 | 1989-08-31 | Shimadzu Corp | Thermotherapy device |
JPH01280444A (en) * | 1988-04-30 | 1989-11-10 | Toshiba Corp | X-ray ct scanner device |
JPH0268042A (en) * | 1988-09-02 | 1990-03-07 | Yokogawa Medical Syst Ltd | Table device for medical equipment |
JPH0422344A (en) * | 1990-05-17 | 1992-01-27 | Toshiba Corp | Control device for operation of medical photographing apparatus |
-
1992
- 1992-11-19 GB GB929224260A patent/GB9224260D0/en active Pending
-
1993
- 1993-11-16 KR KR1019940702401A patent/KR940704056A/en not_active Application Discontinuation
- 1993-11-16 WO PCT/GB1993/002359 patent/WO1994013008A2/en not_active Application Discontinuation
- 1993-11-16 JP JP6512877A patent/JPH07503106A/en active Pending
- 1993-11-16 EP EP94900220A patent/EP0621980A1/en not_active Withdrawn
- 1993-12-28 TW TW082111086A patent/TW296461B/zh active
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0430040A2 (en) * | 1989-11-27 | 1991-06-05 | Micron Technology, Inc. | Method of forming a conductive via plug or an interconnect line of ductile metal within an integrated circuit using mechanical smearing |
US5011793A (en) * | 1990-06-19 | 1991-04-30 | Nihon Shinku Gijutsu Kabushiki Kaisha | Vacuum deposition using pressurized reflow process |
EP0526889A2 (en) * | 1991-08-06 | 1993-02-10 | Nec Corporation | Method of depositing a metal or passivation fabric with high adhesion on an insulated semiconductor substrate |
Non-Patent Citations (1)
Title |
---|
EXTENDED ABSTRACTS, vol.80, no.1, May 1980, PRINCETON, NEW JERSEY US pages 456 - 458 H.HIGUCHI ET AL. 'PLANAR TECHNOLOGY FOR MULTILAYER METALLIZATION' * |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6274245B1 (en) * | 1991-05-28 | 2001-08-14 | Trikon Technologies Limited | Foil for use in filing substrate recesses |
WO1996002938A1 (en) * | 1994-07-13 | 1996-02-01 | Electrotech Limited | Filling holes and the like in substrates |
EP0731503A3 (en) * | 1994-12-12 | 1997-10-29 | Texas Instruments Inc | Semiconductor cavity filling process |
EP0793268A2 (en) * | 1995-05-23 | 1997-09-03 | Texas Instruments Incorporated | Process for filling a cavity in a semiconductor device |
EP0793268A3 (en) * | 1995-05-23 | 1999-03-03 | Texas Instruments Incorporated | Process for filling a cavity in a semiconductor device |
US6329284B2 (en) | 1995-10-17 | 2001-12-11 | Mitsubishi Denki Kabushiki Kaisha | Manufacturing process of a semiconductor device |
US6171957B1 (en) | 1997-07-16 | 2001-01-09 | Mitsubishi Denki Kabushiki Kaisha | Manufacturing method of semiconductor device having high pressure reflow process |
Also Published As
Publication number | Publication date |
---|---|
WO1994013008A3 (en) | 1994-07-21 |
KR940704056A (en) | 1994-12-12 |
EP0621980A1 (en) | 1994-11-02 |
GB9224260D0 (en) | 1993-01-06 |
TW296461B (en) | 1997-01-21 |
JPH07503106A (en) | 1995-03-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5527561A (en) | Method for filing substrate recesses using elevated temperature and pressure | |
EP0516344B1 (en) | Method to fill a cavity in a substrate | |
US5932289A (en) | Method for filling substrate recesses using pressure and heat treatment | |
US5552341A (en) | Semiconductor device and method for manufacturing the same | |
US5371042A (en) | Method of filling contacts in semiconductor devices | |
US6107182A (en) | Semiconductor device and method of fabricating the same | |
JP3435194B2 (en) | Method for forming wiring layer of semiconductor device and semiconductor device | |
EP1313140A1 (en) | Method of forming a liner for tungsten plugs | |
JPH0799170A (en) | Formation of metal layer on semiconductor device | |
JPH06169018A (en) | Manufacture of semiconductor device | |
US6140235A (en) | High pressure copper fill at low temperature | |
US6169027B1 (en) | Method of removing surface oxides found on a titanium oxynitride layer using a nitrogen containing plasma | |
WO1994013008A2 (en) | Forming a layer | |
JPH1064908A (en) | Formation of wiring of semiconductor device and sputtering device | |
JPH09503098A (en) | Barrier reinforcement in salicide layer | |
JP3635875B2 (en) | Film forming method and film laminated structure | |
US6627547B2 (en) | Hot metallization process | |
US6074941A (en) | Method of forming a via with plasma treatment of SOG | |
KR100434188B1 (en) | Method for depositing barrier metal layer | |
US6265310B1 (en) | Method of forming contact holes on a semiconductor surface | |
JPH08330424A (en) | Semiconductor integrated circuit device, and method and apparatus for manufacture | |
KR0166841B1 (en) | Method of forming a metal wire | |
JP2780838B2 (en) | Method for manufacturing semiconductor device | |
JP3694803B2 (en) | Method for forming titanium film of semiconductor device | |
JP2694950B2 (en) | Method of forming high melting point metal film |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): GB JP KR US |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): AT BE CH DE DK ES FR GB GR IE IT LU MC NL PT SE |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1994900220 Country of ref document: EP |
|
ENP | Entry into the national phase |
Ref country code: US Ref document number: 1994 256450 Date of ref document: 19940713 Kind code of ref document: A Format of ref document f/p: F |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWP | Wipo information: published in national office |
Ref document number: 1994900220 Country of ref document: EP |
|
WWW | Wipo information: withdrawn in national office |
Ref document number: 1994900220 Country of ref document: EP |