WO1991011795A1 - Liquid crystal display panel system and method of using same - Google Patents

Liquid crystal display panel system and method of using same Download PDF

Info

Publication number
WO1991011795A1
WO1991011795A1 PCT/US1991/000493 US9100493W WO9111795A1 WO 1991011795 A1 WO1991011795 A1 WO 1991011795A1 US 9100493 W US9100493 W US 9100493W WO 9111795 A1 WO9111795 A1 WO 9111795A1
Authority
WO
WIPO (PCT)
Prior art keywords
liquid crystal
crystal display
color
signal
display panel
Prior art date
Application number
PCT/US1991/000493
Other languages
English (en)
French (fr)
Inventor
Leonid Shapiro
Lane T. Hauck
Randall S. Farwell
Robert W. Shaw
Original Assignee
Proxima Corporation
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Proxima Corporation filed Critical Proxima Corporation
Priority to DE69125366T priority Critical patent/DE69125366T2/de
Priority to EP91904100A priority patent/EP0513173B1/en
Publication of WO1991011795A1 publication Critical patent/WO1991011795A1/en

Links

Classifications

    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3607Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals for displaying colours or for displaying grey scales with a specific pixel layout, e.g. using sub-pixels
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00Aspects of the constitution of display devices
    • G09G2300/02Composition of display devices
    • G09G2300/023Display panel composed of stacked panels
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00Control of display operating conditions
    • G09G2320/02Improving the quality of display appearance
    • G09G2320/0247Flicker reduction other than flicker reduction circuits used for single beam cathode-ray tubes
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00Control of display operating conditions
    • G09G2320/02Improving the quality of display appearance
    • G09G2320/0271Adjustment of the gradation levels within the range of the gradation scale, e.g. by redistribution or clipping
    • G09G2320/0276Adjustment of the gradation levels within the range of the gradation scale, e.g. by redistribution or clipping for the purpose of adaptation to the characteristics of a display device, i.e. gamma correction
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00Details of television systems
    • H04N5/74Projection arrangements for image reproduction, e.g. using eidophor
    • H04N5/7416Projection arrangements for image reproduction, e.g. using eidophor involving the use of a spatial light modulator, e.g. a light valve, controlled by a video signal
    • H04N5/7441Projection arrangements for image reproduction, e.g. using eidophor involving the use of a spatial light modulator, e.g. a light valve, controlled by a video signal the modulator being an array of liquid crystal cells
    • H04N2005/745Control circuits therefor

Definitions

  • the present invention relates, in general, to a liquid crystal display panel system, and a method of using it to provide multi-colored images. More particularly, the present invention relates to a liquid crystal display panel system and a method of using it, to produce large numbers of colors for the images, in a clear, visually discernable manner.
  • Such devices include video monitors, and active liquid crystal display panels. Modernly, liquid - crystal display panels have been used with projectors for the purpose of displaying computer generated images onto a large screen for viewing by an audience.
  • the expanded liquid crystal display produces colors by using red, green, and blue color filter elements in an alternating pattern over the display matrix.
  • the color filters are either horizontal or vertical stripes, or dot triads (triangles) such as found in most conventional color television receivers.
  • the principal object of the present invention is to provide a new and improved liquid crystal display panel system and method for using it, to produce a large number of colors for its images.
  • Another object of the invention is to provide such a new and improved liquid crystal display panel system and method for using it, without introducing any substantial perceptible flicker of the image.
  • the above and further objects and features of the present invention are realized by providing a new and improved liquid crystal display panel system for producing a large number of colors of displayable images, in a faithful manner. Moreover, the color images are stable in appearance, and are not perceived to flicker, to any noticeable extent.
  • the system of the present invention can be used with various color liquid crystal display technologies, for example, stacked panels and color striped active matrix panels.
  • the display system includes a liquid crystal display panel unit having three different color components for each pixel of the resulting display.
  • Each one of the individual color components of a pixel of the liquid crystal display panel unit is activated selectively by a corresponding one of a set of video processing units.
  • Each video processing unit is responsive to a video signal from a conventional computer processor for causing the reproduction of a component of a colored image.
  • Each video processing unit includes a translating arrangement for converting a component part of the computer generated video signal into a binary digital signal indicative of a single one of the color components for mixing with other color components to reproduce faithfully the computer generated color image.
  • Each video processing unit also includes a flicker inhibitor arrangement for facilitating the digital display of the individual pixel elements without introducing an unacceptable level of flicker in the displayed computer generated image.
  • FIG. 1 is a partially diagrammatic, block diagram of a liquid crystal display system employing a stacked panel configuration, constructed in accordance with the invention
  • FIG. 2 is a detailed block diagram of the display panels and individual video processing units of FIG. 1
  • FIG. 3 is a detailed block diagram of an individual translating arrangement of FIG. 2;
  • FIG. 4 is a detailed block diagram of one of the flicker inhibitor arrangements of FIG. 2;
  • FIGS. 5A and 5B are graphs illustrating the video processing units of FIG. 2 cooperating together to generate specific shadings of colors for display purposes;
  • FIG. 6 is a block diagram of another liquid crystal display system using active matrix panels, constructed in accordance with the invention
  • FIG. 7 is a detailed block diagram of another flicker inhibitor arrangement of the system of FIG. 6;
  • FIG. 8 is a detailed block diagram of the advancing counter of the system of FIG. 6.
  • FIG. 9 are wavefor ' diagrams showing the states of the advancing counter of FIG. 8.
  • FIG. 1 of the drawings there is shown a liquid crystal display panel system 10 which is constructed in accordance with the present invention.
  • the system 10 is adapted to be used with a conventional personal computer 11, which generates a video output signal indicative of a color image for visual display purposes.
  • the system 10 may be used with a projector (not shown) in a manner as shown and described in the first-mentioned parent patent application.
  • the display system of the present invention may be employed for various different types and kinds of display arrangements for producing images, which may or may not be displayed.
  • the system 10 generally comprises a liquid crystal display panel unit 12 having three stacked monochrome liquid crystal display panels 13, 14 and 15 respectively, for displaying computer-generated colored images.
  • Each of the liquid crystal display panels 13-15 includes a pixel matrix array for generating a selected number of image elements in a complementary color (tinted yellow, magenta and cyan) . for forming the computer generated color image.
  • the display panels 13, 14 and 15 are supertwist panels, and are arranged in alignment with one another, so that corresponding pixel locations in the individual panels are aligned with one another along a common viewing or display axis, such as axis A in FIG. 1. While the panels are shown diagrammatically in FIG. 1 for illustration purposes, in a spaced apart manner, in actual use, the three panels are secured together, and are combined in a unitary construction with conventional polarizer and filter elements (not shown) which are conventionally used in connection with liquid crystal display panels.
  • the system 10 also includes a display panel processing unit 16 for interfacing the liquid crystal display panel unit 12 to the personal computer 11.
  • the liquid crystal processing unit 16 has a set of conventional liquid crystal display panel control units 17, 18 and 19 for addressing the individual pixel matrix locations in the respective display panels 13, 14 and 15.
  • the liquid crystal display panel control units 17, 18 and 19 for addressing each pixel matrix location are conventional integrated circuits and well known to those skilled in the art.
  • the liquid crystal processing unit 16 also includes a set of video processing units 20, 21 and 22 respectively.
  • Each one of the liquid crystal display panels 13, 14 and 15 in the display panel unit 12 is electrically coupled to an associated one of the video processing units, 20, 21 and 22, respectively, for causing the reproduction of a color image.
  • a personal computer 11 generates conventional RGB video analog signals indicative of computer generated colored images composed of a large number of pixel elements.
  • the RGB video analog signal is indicative of three individual primary color components (red, green, blue) for each pixel element, including the respective brightness of each component for reproducing a color image.
  • the computer generated signals also include corresponding control signals (horizontal and vertical sync) indicative of a pixel matrix address for selecting the individual pixel elements to reproduce the color image.
  • the control signals are coupled to each of the respective liquid crystal display panel control units 17, 18 and 19, in order that a set of corresponding pixel elements are simultaneously addressed in each of the display panels 13, 14 and 15 respectively.
  • the RGB video analog signals are also coupled to the panel unit 12 via the respective control units 17, 18 and 19.
  • the R, G, and B components of the computer generated video signals are separated so that only one primary color element of the RGB signals is coupled to an individual one of the video processing units 20, 21 and 22 for producing color shading.
  • each one of the video processing units converts one element of the RGB video analog signals into a translated binary digital signal indicative of a weighted intensity or shading level of a complementary color to be produced at the addressed pixel location in the corresponding monochromatic display panel.
  • video processing unit 20 converts the blue component of the RGB signals for the cyan panel
  • video processing unit 21 converts the red component of the RGB signal for the magenta panel 16
  • video processing unit 22 converts the green component of the RGB signal for the yellow panel 14.
  • the translated binary digital signals in each one of the video processing units 20, 21 and 22 are synchronously coupled to the individual liquid crystal display panels 13, 14, 15 so that the selected pixel or picture elements may be turned off and on for predetermined periods of time to produce the desired shading in each of the complementary colors.
  • the translated digital signal is then compared with a repetitively generated set of digital signals indicative of a corresponding fixed or predetermined weighted intensity or shading level of color to determine whether the weighted intensity level of the translated digital signal is greater than the weighted intensity level of the repetitive digital signal.
  • single video drive signal is generated for causing the addressed pixel element of the corresponding display panel to be switched on and off, to produce the desired color shading without introducing any substantial flicker in the displayed color image.
  • the above described operation takes advantage of the relatively long response time of the supertwist liquid crystal display panel, by turning the corresponding pixel elements on and off, in a randomly predetermined manner for controlling the average duty cycle of the displayed pixels to produce graduations in intensity or shading levels, without introducing unacceptable flicker.
  • a complete frame or scan of a supertwist liquid crystal display panel typically occurs at a 30Hz rate.
  • a typical supertwist liquid crystal display panel pixel element typically takes 200 to 300 milliseconds to switch states.
  • the slow panel response time of 200- 300 milliseconds tends to average the fluctuations of the predetermined randomized or averaged single video drive signal produced by a video processing unit, such as video processing unit 20.
  • a video processing unit such as video processing unit 20.
  • multiple shades of colors are produced with substantially very little flicker being introduced. The following will better describe the importance of turning the corresponding pixel elements on and off, in a predetermined randomized manner.
  • Each of the monochrome liquid crystal display panels 13, 14 and 15 are scanned for a certain number of "dot clock" signals for each frame or matrix of displayed information.
  • the dot clock is derived from the "Horizontal Sync" signal provided via a video output 11A (FIG. 1) associated with the personal computer 11.
  • a video output 11A FIG. 1
  • there are 800 dot clocks per each horizontal matrix line 640 visible dot clocks periods, and 160 dot clock periods for synchronizing and blanking intervals
  • 525 horizontal lines per each frame 480 visible lines, and 45 invisible lines for synchronizing and blanking intervals
  • the number of dot clocks that occur from one frame to the next frame of information for any given pixel matrix location is 800 times 525, or 420,000 dot clocks.
  • a predetermined sequence of signals controls the pixel elements to turn them on and off as necessary. If this is not the case, the corresponding pixels can be excited for every frame, and stationary patterns (lines) can appear in the displayed visual image.
  • the predetermined sequence of the repetitive digital signals has the effect of averaging over a series of image frames, in a similar manner to the technique disclosed in the first-mentioned parent patent application. However, in the parent application, a random number generator is disclosed, instead of a predetermined sequence.
  • the unit 16 includes the control units 17, 18 and 19 for addressing and interfacing the monochromatic display panels 13, 14 and 15 respectively and the corresponding set of video processing units 20, 21 and 22 for processing the computer generated video signal for each of the liquid crystal display panels 13, 14 and 15, respectively.
  • each of the video processing units 20, 21, and 22 include a translating arrangement, such as arrangements 23, 24 and 25, respectively and a set of corresponding flicker inhibitor arrangements, such as flicker inhibitor arrangements 26, 27 and 28, respectively.
  • a translating arrangement such as arrangements 23, 24 and 25, respectively
  • a set of corresponding flicker inhibitor arrangements such as flicker inhibitor arrangements 26, 27 and 28, respectively.
  • the video processing unit 20 includes the translating arrangement 23 that generally comprises a coupling circuit 30 for coupling the translating arrangement 23 to the video output signals of the personal computer 11.
  • the coupling circuit 30 includes a conventional analog to digital converter 32 for translating the RGB video analog signal into a 4-bit digital signal that is indicative of a weighted intensity or shading level of a single color, and a microprocessor 38 for selecting a given mode of operation as will be explained hereinafter in greater detail.
  • the relationship between the mode of operation and the 4-bit digital signal level is important for producing hundreds of colors from the liquid crystal display panel unit 12 as the following will explain.
  • colors can be synthesized from a mixture of three primary colors: red, green and blue.
  • a color television set illustrates this fact in that color dots are formed from three sub-dots made up of these three primary colors.
  • the color television set also illustrates another color perception principle, that is, two colors placed close together and viewed at a distance will appear to blend together into a third color. Accordingly, when added together in the correct proportions, the three primary colors form the color white:
  • the primary colors of red, green and blue can also be mixed together to form a second set of colors, called the complementary colors of cyan, magenta and yellow:
  • Blending the complementary colors of cyan, magenta and yellow together also produces the color white:
  • the individual stacked panels 13, 14 and 15 are selected for their complementary color characteristics of yellow, magenta and cyan respectively.
  • This panel grouping produces a more intense brightness, as compared to a grouping of primary color panels.
  • the color green appears to be the brightest of the three colors.
  • the color red is the next brightest, and the color blue is the least bright of the three colors.
  • the complementary colors of yellow, magenta and cyan are brighter as perceived by the human eye, and therefore enable a brighter projected image to be produced.
  • the preferred form of the present invention includes a computer generated RGB analog video system with a stacked panel unit having complementary colors
  • other conventional computer color monitor systems such as the IBM Enhanced Graphic Adapter ("EGA") or an RGB digital system
  • the present translating arrangement 23 includes a digital latch 34 for accommodating a digital RGB video signal system and a multiplexor 36 for selecting between the RGB video analog signal, shown generally as signal X and a RGB video digital signal, shown generally as signal Y.
  • the multiplexor 36 is controlled by the microprocessor 38 which enables only selected ones of digital input signals to be selected for translating the signal into a 4-bit digital signal indicative of a shaded complementary color.
  • the translating arrangement 23 also includes a latch 40 that temporarily stores the 4-bit output signal of the multiplexor 36, shown generally as signal B.
  • the output of latch 40 is connected to the flicker inhibitor arrangement 26 that converts the 4- bit output signal into a single bit binary signal that produces the desired shading level without introducing any substantial flicker in the selected pixel elements as will be explained hereinafter in greater detail.
  • the flicker inhibitor arrangement 26 In order to synchronize the translating arrangement signals with the video output signals of the computer 11, liquid crystal display panel control unit 19 generates a video dot clock signal which is utilized to step the RGB signal generated by the personal computer 11 through each successive stage of the respective translating arrangements.
  • the flicker inhibitor arrangement 26 generally comprises a comparator circuit 42 and a signal generator circuit 44 whose output signals change in a predetermined randomly seguenced manner on every dot clock signal.
  • the output signals of the signal generator 44 are arranged to translate the 4-bit output signal of latch 40 in a predetermined randomized sequence that optimizes color shading with minimum flicker.
  • the comparator circuit 42 is coupled between the 4-bit output signal generator 44 and the 4-bit output signal of the latch 40. Comparator circuit 42 determines whether the numerical value of the 4-bit digital output signal of the latch 40 (signal B) exceeds the numerical value of the 4-bit digital output signal of the signal generator circuit 44 (signal A) , and generates a single bit digital output signal whenever the numerical value of signal B exceeds the numerical value of signal A.
  • the binary output signal of the comparator circuit 44 shown generally as signal C is synchronized with the video timing signal for activating a selected pixel element within the liquid crystal display panel 12.
  • the flicker inhibitor arrangement 26 also includes a mode selection circuit that is coupled between the microprocessor 38 and the signal generator circuit 44.
  • the mode selection circuit 46 in response to a 2-bit control signal generated by the microprocessor 38 selects a predetermined counting sequence that is repeatedly generated by the signal generator circuit 44 for optimizing color shading with minimum flicker.
  • microprocessor output signals A FLAG and B FLAG serve to select one of four different modes of operation depending on the number of shading levels available from the personal computer 11. The modes of operation are shown in Table I below:
  • the signal generator 44 has a predetermined counting sequence depending on the number of available shading levels which facilitates averaging the output signal (signal C) of the comparator 42 so that no one pixel element in an activated liquid crystal display panel is excited for every frame.
  • Tables II, III, IV and V illustrate the counting sequences of the signal generator circuit 44 for 4, 8, 16 and 14 levels of shading respectively. It should be understood however, that other levels of shading could be implemented within the scope of the present invention, and thus other different count sequences may be employed for other desired shading levels. Referring now to FIG. 5 and Tables II-V, the principles of the present invention will be described as being applied to an eight level display through the use of the signal generator 44 and the comparator 42.
  • the output or picture element signal of the comparator 42 can assume only two levels, a binary "0” or a binary "1".
  • the output signal is a binary "1”
  • the selected pixel element is turned on.
  • the output signal is a binary "0”
  • the selected pixel element is turned off. Accordingly, to display shading levels between the fully on state of a pixel element and a fully off state of a pixel element it is necessary to switch the pixel element on and off for certain time intervals.
  • the ratio of on-time to the off time is controlled to change the effective shading.
  • a liquid crystal display panel pixel matrix is scanned on a periodic basis to refresh each of the matrix pixel elements for display purposes.
  • Changes in pixel conditions are visual to the human eye, thus shading variations can be simulated by turning the pixel element on for certain frames and off for other frames.
  • the following table shows eight shading levels that are produced over seven frames of displayed information:
  • Table III shows the output binary signals of the signal generator 44 for the above described shading levels. More particularly, Table III illustrates the signal generator 44 produces a set of output signals Q2, Ql and Q0 indicative of a binary count. The state of the output signals Q2, Ql and Q0 is advanced on every dot clock in a predetermined order (1, 5, 2, 4, 3, 0, 6) that is repetitive and that is not sequential. This repetitive sequence is determined empirically to prevent the same pixel element from being activated in every frame thus reducing or substantially eliminating any stable or repeating pattern sequence in the displayed image.
  • the top chart 5A relates to a single pixel element in the cyan panel while the bottom chart 5B relates to a corresponding single pixel element in both the magenta panel and the yellow panel.
  • the numbers in each of the rows represents the numerical value of the output signal from the signal generators in each of the video processing units.
  • the shading in each row represents when the video output signal from a comparator circuit in a video processing unit is a logical "1" while no shading represents a logical "0".
  • the magenta and yellow panels are always off to produce white, thus no shading is illustrated in of FIG. 5B.
  • FIG. 5A therefore illustrates how the shading level of 4 would be represented for repetitive frame scans comprised of rows A, B and C. Referring to row A, on the average over many scans, the selected pixel will be activated approximately 4 out of every seven frames.
  • Row B illustrates for the next scan line, where the current sequence (3, 0, 6, 1, 5, 2, 4) is displaced from the row A sequence (1, 5, 2, 4, 3, 0, 6) to distribute the "on" pixels over a different sequence.
  • Row C illustrates the consequence if the signal generator 44 were to repeat the same sequence between two rows; i.e. lines, such as a vertical line would be visible because the same pixel would be repetitively activated each line scan.
  • the translating unit translates an analog or digital video input signal from the personal computer 11 into a 4-bit digital signal
  • the digital input signal may contain fewer than or more than 4-bits to represent a different total number of displayable colors.
  • EGA Extended Enhanced Adapter
  • Bl, BO two bits of color data supplied to the video processing unit 20
  • Rl, R0 two bits of color data supplied to video processing unit 21
  • Gl, GO two bits of color data supplied to video processing unit 22.
  • the output signal from the latch 40 consists of only 2-bits of translated color data (Dl, DO) for each primary color which generates an unacceptable level of flicker when the signal generator 44 only generates a 2- bit output signal.
  • FIG. 6 there is shown a stacked panel arrangement of active matrix liquid crystal display panels.
  • a single active matrix panel (not shown) with color stripes or dot triads can also be employed, using a similar technique.
  • Such active matrix panels with red, green and blue stripes are commonly available from Hitachi, Sharp, and others.
  • three sets of drive signals are provided, whether the pixels are arranged in a stacked configuration, or adjacent configuration, as well as any other panel configuration.
  • the present inventive system may employ any set of primary colors, and there is no intention to be limited to additive (RGB), or subtractive (T,C,M) techniques.
  • a modified flicker inhibitor arrangement 226 is coupled between the microprocessor 38 and the latch 40.
  • the modified flicker inhibitor arrangement 226 is substantially identical to inhibitor arrangement 226 and includes a comparator logic circuit 242, a signal generator logic circuit 244 and a mode selection circuit 246.
  • the output signals (signal Al) of the signal generator 244 is arranged to translate the 2-bit output signal of latch 40 in a predetermined randomized sequence that optimizes color shading with minimum flicker.
  • the comparator circuit 242 is coupled between the 3-bit output signal generator 244 and the 2-bit output signal of the latch 40.
  • the translated data bits (Dl, DO) are coupled to the comparator 242 such that the data bit.
  • Dl is connected to the last and most significant bit input of the comparator 242 (FIG. 7) .
  • the microprocessor 38 determines the video input signal is a EGA digital color mode and enables the mode selection circuit 246 to be advanced to the 8 shading level mode of operation although the video input signal only includes 2-bits of color data shading levels) .
  • the signal generator 244 is permitted to cycle through six predetermined states (1, 5, 2, 3, 0, 6).
  • the output signal (signal Al) of the signal generator 244 is then compared with the translated color signal (signal Bl) of latch 40.
  • the comparator logic circuit 242 generates an output signal Cl, which gives very good results for the EGA color mode. It should be noted as illustrated in Table VIII that the translated color signal may vary between four given states (0, 2, 5, 7) that correspond to the four possible input states (0, 1, 2, 3) of the video input signal (signal Y) .
  • liquid crystal display panel system 110 which is also constructed in accordance with the present invention.
  • the system 110 is adapted to be used with a conventional personal computer ill having a video output port 111A for generating a video output signal indicative of a color image for visual display purposes.
  • the system 110 is substantially identical to system 10 but includes a liquid crystal display unit 112 having three stacked monochrome active matrix liquid crystal display panels 113, 114 and 115, respectively, for displaying computer-generated colored images.
  • the active matrix liquid crystal display panels 113, 114 and 115 have a substantially faster response time than the supertwist liquid crystal display panels 13, 14 and 15 in system 10.
  • interface signals drive the red pixels, the green pixels, and the blue pixels of the single panel.
  • the system 110 also includes a display panel processing unit 116 having a conventional set of liquid crystal display panel control units 117, 118 and 119 for addressing the individual pixel matrix locations in each of the respective active matrix panels 113, 114 and 115.
  • the display panel processing unit 116 also includes a set of video processing units 120, 121 and 122 that are substantially identical to units 20, 21 and 22 except as will be explained hereunder in greater detail.
  • each video processing unit 120, 121 and 122 has a substantially faster dot clock rate and includes a translating arrangement and flicker inhibitor arrangement such as translating arrangement 115 and flicker inhibitor arrangement 128.
  • the flicker inhibitor arrangement in each of the video processing units includes a third counter 146 that alters the predetermined counting sequence of its associated signal generator circuit (not shown) during a portion of the HSYNC signal produced by the video output 111A.
  • the counter 146 comprises two flip flops 148 and 149 that generate a single pulse output signal ADVI at the beginning of each HSYNC signal as illustrated by the waveform diagram in FIG. 9.
  • the ADVI signal is logically ORed by gate 152 with the dot clock signal generated by the liquid crystal display panel control unit (not shown) in the video processing unit to cause the signal generator counter (not shown) in the flicker inhibitor arrangement 128 to be advanced an additional count on the occurrences of each HSYNC signal.
  • the additional advancing of the signal generator counter permits an additional degree of randomization within the signal generator counter to ensure that the video processing unit will not repeat a given count sequence in the same order in any two consecutive frames of displayed information.
  • each signal generator circuit generates repeatedly a sequence of digital output signals having predetermined numerical values, such as 0, 6, 1, 5, 2, 4 and 3 but which never repeat in a corresponding sequence in any two consecutive frames.
PCT/US1991/000493 1990-01-30 1991-01-23 Liquid crystal display panel system and method of using same WO1991011795A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
DE69125366T DE69125366T2 (de) 1990-01-30 1991-01-23 Flüssigkristallanzeigesystem und verwendungsverfahren
EP91904100A EP0513173B1 (en) 1990-01-30 1991-01-23 Liquid crystal display panel system and method of using same

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US47266890A 1990-01-30 1990-01-30
US472,668 1990-01-30

Publications (1)

Publication Number Publication Date
WO1991011795A1 true WO1991011795A1 (en) 1991-08-08

Family

ID=23876462

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US1991/000493 WO1991011795A1 (en) 1990-01-30 1991-01-23 Liquid crystal display panel system and method of using same

Country Status (7)

Country Link
EP (1) EP0513173B1 (ja)
JP (1) JPH03231288A (ja)
AT (1) ATE150891T1 (ja)
AU (1) AU644852B2 (ja)
CA (1) CA2071847A1 (ja)
DE (1) DE69125366T2 (ja)
WO (1) WO1991011795A1 (ja)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2761467A1 (fr) * 1997-03-25 1998-10-02 Mavic Sa Dispositif d'affichage a cristaux liquides pour bicyclette
CN105023550A (zh) * 2010-12-17 2015-11-04 杜比实验室特许公司 用于宽色域和高亮度的n调制
CN110456517A (zh) * 2019-08-20 2019-11-15 上海驾馥电子科技有限公司 3d显示屏及其3d显示方法

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6570584B1 (en) 2000-05-15 2003-05-27 Eastman Kodak Company Broad color gamut display
CN113539205B (zh) * 2021-07-30 2022-07-29 深圳市华星光电半导体显示技术有限公司 像素电压的确定方法、装置、电子设备以及存储介质

Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3997719A (en) * 1975-03-19 1976-12-14 Bell Telephone Laboratories, Incorporated Bi-level display systems
US4531160A (en) * 1983-05-03 1985-07-23 Itek Corporation Display processor system and method
US4706077A (en) * 1981-09-08 1987-11-10 Xerox Corporation Halftoning implementation for interactive image editing
US4761058A (en) * 1980-04-01 1988-08-02 Canon Kabushiki Kaisha Biasing liquid crystal displays having capacitors and transistors
US4769713A (en) * 1986-07-30 1988-09-06 Hosiden Electronics Co. Ltd. Method and apparatus for multi-gradation display
US4789854A (en) * 1986-01-14 1988-12-06 Ascii Corporation Color video display apparatus
US4808991A (en) * 1986-01-13 1989-02-28 Hitachi, Ltd. Method and apparatus for liquid crystal display with intermediate tone
US4827255A (en) * 1985-05-31 1989-05-02 Ascii Corporation Display control system which produces varying patterns to reduce flickering
US4886343A (en) * 1988-06-20 1989-12-12 Honeywell Inc. Apparatus and method for additive/subtractive pixel arrangement in color mosaic displays

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5311462B2 (ja) * 1973-12-12 1978-04-21
JPS60169827A (ja) * 1984-02-13 1985-09-03 Sharp Corp 液晶プロジエクシヨン装置
JPH0799466B2 (ja) * 1985-03-08 1995-10-25 株式会社アスキー ディスプレイコントローラ
JPS6371889A (ja) * 1986-09-16 1988-04-01 松下電器産業株式会社 表示装置の駆動回路
JP2667204B2 (ja) * 1988-06-18 1997-10-27 株式会社日立製作所 階調表示装置
JPH0681287B2 (ja) * 1988-07-15 1994-10-12 シャープ株式会社 液晶投射装置

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3997719A (en) * 1975-03-19 1976-12-14 Bell Telephone Laboratories, Incorporated Bi-level display systems
US4761058A (en) * 1980-04-01 1988-08-02 Canon Kabushiki Kaisha Biasing liquid crystal displays having capacitors and transistors
US4706077A (en) * 1981-09-08 1987-11-10 Xerox Corporation Halftoning implementation for interactive image editing
US4531160A (en) * 1983-05-03 1985-07-23 Itek Corporation Display processor system and method
US4827255A (en) * 1985-05-31 1989-05-02 Ascii Corporation Display control system which produces varying patterns to reduce flickering
US4808991A (en) * 1986-01-13 1989-02-28 Hitachi, Ltd. Method and apparatus for liquid crystal display with intermediate tone
US4789854A (en) * 1986-01-14 1988-12-06 Ascii Corporation Color video display apparatus
US4769713A (en) * 1986-07-30 1988-09-06 Hosiden Electronics Co. Ltd. Method and apparatus for multi-gradation display
US4886343A (en) * 1988-06-20 1989-12-12 Honeywell Inc. Apparatus and method for additive/subtractive pixel arrangement in color mosaic displays

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2761467A1 (fr) * 1997-03-25 1998-10-02 Mavic Sa Dispositif d'affichage a cristaux liquides pour bicyclette
CN105023550A (zh) * 2010-12-17 2015-11-04 杜比实验室特许公司 用于宽色域和高亮度的n调制
CN110456517A (zh) * 2019-08-20 2019-11-15 上海驾馥电子科技有限公司 3d显示屏及其3d显示方法

Also Published As

Publication number Publication date
DE69125366T2 (de) 1997-11-06
AU644852B2 (en) 1993-12-23
DE69125366D1 (de) 1997-04-30
EP0513173B1 (en) 1997-03-26
JPH03231288A (ja) 1991-10-15
EP0513173A1 (en) 1992-11-19
CA2071847A1 (en) 1991-07-31
AU7242391A (en) 1991-08-21
EP0513173A4 (en) 1993-03-10
ATE150891T1 (de) 1997-04-15

Similar Documents

Publication Publication Date Title
US5153568A (en) Liquid crystal display panel system and method of using same
US5068649A (en) Method and apparatus for displaying different shades of gray on a liquid crystal display
US7002539B2 (en) Field sequential color display device
JP3450842B2 (ja) カラー液晶表示装置
US5245328A (en) Method and apparatus for displaying different shades of gray on a liquid crystal display
US5748163A (en) Dithering process for producing shaded images on display screens
KR100312362B1 (ko) 불량동화상윤곽을보정하면서동화상을디스플레이하는방법및장치
EP1262942A1 (en) Method and apparatus for processing video data for a display device
CA2161491C (en) Plasma display
US5062001A (en) Gray scale system for visual displays
US5400044A (en) Method and apparatus for producing grey levels on a raster scan video display device
US5264835A (en) Enhanced color display system and method of using same
EP0513173B1 (en) Liquid crystal display panel system and method of using same
EP1262947A1 (en) Method and apparatus for processing video picture data for a display device
JPH02291521A (ja) 中間調表示方式および中間調表示制御装置
JPH0422272B2 (ja)
US6388647B2 (en) Increasing the number of colors output by a passive liquid crystal display
JPH07191630A (ja) Lcdマルチシンクモニター方法
EP0635155B1 (en) Process for producing shaded color images on display screens
US5751265A (en) Apparatus and method for producing shaded images on display screens
JPH09237058A (ja) カラー表示パネル及び装置
JPH0689083A (ja) 表示装置
KR20050089517A (ko) 영상 신호의 계조 변환 장치 및 계조 변환 방법

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AU CA JP KR

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): AT BE CH DE DK ES FR GB GR IT LU NL SE

WWE Wipo information: entry into national phase

Ref document number: 2071847

Country of ref document: CA

WWE Wipo information: entry into national phase

Ref document number: 1991904100

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 1991904100

Country of ref document: EP

WWG Wipo information: grant in national office

Ref document number: 1991904100

Country of ref document: EP