WO1990004576A3 - Systeme d'imbrication de memoire automatiquement variable - Google Patents

Systeme d'imbrication de memoire automatiquement variable Download PDF

Info

Publication number
WO1990004576A3
WO1990004576A3 PCT/US1989/004750 US8904750W WO9004576A3 WO 1990004576 A3 WO1990004576 A3 WO 1990004576A3 US 8904750 W US8904750 W US 8904750W WO 9004576 A3 WO9004576 A3 WO 9004576A3
Authority
WO
WIPO (PCT)
Prior art keywords
interleaving
automatically variable
address
variable memory
module
Prior art date
Application number
PCT/US1989/004750
Other languages
English (en)
Other versions
WO1990004576A2 (fr
Inventor
David Edgar Castle
Original Assignee
Unisys Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Unisys Corp filed Critical Unisys Corp
Priority to DE68925631T priority Critical patent/DE68925631T2/de
Priority to EP89913095A priority patent/EP0394436B1/fr
Publication of WO1990004576A2 publication Critical patent/WO1990004576A2/fr
Publication of WO1990004576A3 publication Critical patent/WO1990004576A3/fr

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
    • G06F12/0607—Interleaved addressing

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Error Detection And Correction (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)

Abstract

L'invention concerne un système d'imbrication de mémoire automatiquement variable produisant différents facteurs d'imbrication pour des groupes particuliers de modules de mémoire dépendant du nombre de modules opérationnels présents dans ledit système. Dans un mode de réalisation particulier, le facteur d'imbrication est déterminé pour le module contenant l'adresse correspondant à l'adresse de mémoire appliquée, puis on utilise ce facteur d'imbrication afin de sélectionner des bits particuliers de l'adresse de mémoire appliquée afin de déterminer le module à valider et l'adresse du module.
PCT/US1989/004750 1988-10-27 1989-10-26 Systeme d'imbrication de memoire automatiquement variable WO1990004576A2 (fr)

Priority Applications (2)

Application Number Priority Date Filing Date Title
DE68925631T DE68925631T2 (de) 1988-10-27 1989-10-26 Speicheranordnung mit automatisch variabler Verschachtelung
EP89913095A EP0394436B1 (fr) 1988-10-27 1989-10-26 Systeme d'imbrication de memoire automatiquement variable

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US263,569 1988-10-27
US07/263,569 US5341486A (en) 1988-10-27 1988-10-27 Automatically variable memory interleaving system

Publications (2)

Publication Number Publication Date
WO1990004576A2 WO1990004576A2 (fr) 1990-05-03
WO1990004576A3 true WO1990004576A3 (fr) 1990-05-31

Family

ID=23002319

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US1989/004750 WO1990004576A2 (fr) 1988-10-27 1989-10-26 Systeme d'imbrication de memoire automatiquement variable

Country Status (5)

Country Link
US (1) US5341486A (fr)
EP (1) EP0394436B1 (fr)
JP (1) JPH03502019A (fr)
DE (1) DE68925631T2 (fr)
WO (1) WO1990004576A2 (fr)

Families Citing this family (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5269010A (en) * 1990-08-31 1993-12-07 Advanced Micro Devices, Inc. Memory control for use in a memory system incorporating a plurality of memory banks
US5241665A (en) * 1990-08-31 1993-08-31 Advanced Micro Devices, Inc. Memory bank comparator system
DE69132108T2 (de) * 1990-08-31 2001-03-22 Advanced Micro Devices Inc Speicherbankvergleichseinrichtung
US5247645A (en) * 1991-03-12 1993-09-21 International Business Machines Corporation Dynamic memory mapper which supports interleaving across 2N +1, 2.sup.NN -1 number of banks for reducing contention during nonunit stride accesses
US5293607A (en) * 1991-04-03 1994-03-08 Hewlett-Packard Company Flexible N-way memory interleaving
JPH0823843B2 (ja) * 1991-10-11 1996-03-06 インターナショナル・ビジネス・マシーンズ・コーポレイション メモリ・コントローラ、及びデータ処理システム
JPH05282199A (ja) * 1992-03-30 1993-10-29 Sony Corp 画像メモリ装置
EP0613088A1 (fr) * 1993-02-24 1994-08-31 Digital Equipment Corporation Procédé d'entrelacement de mémoire et systèmes de mémoire ainsi entrelacés
CA2116985C (fr) * 1993-03-11 1999-09-21 Cynthia J. Burns Systeme de memoires
US5530837A (en) * 1994-03-28 1996-06-25 Hewlett-Packard Co. Methods and apparatus for interleaving memory transactions into an arbitrary number of banks
US5655113A (en) * 1994-07-05 1997-08-05 Monolithic System Technology, Inc. Resynchronization circuit for a memory system and method of operating same
US5590299A (en) * 1994-10-28 1996-12-31 Ast Research, Inc. Multiprocessor system bus protocol for optimized accessing of interleaved storage modules
DE69615278T2 (de) * 1995-06-06 2002-06-27 Hewlett Packard Co SDRAM-Datenzuweisungsanordnung und -verfahren
US5924111A (en) * 1995-10-17 1999-07-13 Huang; Chu-Kai Method and system for interleaving data in multiple memory bank partitions
US5860133A (en) * 1995-12-01 1999-01-12 Digital Equipment Corporation Method for altering memory configuration and sizing memory modules while maintaining software code stream coherence
US5809555A (en) * 1995-12-15 1998-09-15 Compaq Computer Corporation Method of determining sizes of 1:1 and 2:1 memory interleaving in a computer system, configuring to the maximum size, and informing the user if memory is incorrectly installed
US5960462A (en) * 1996-09-26 1999-09-28 Intel Corporation Method and apparatus for analyzing a main memory configuration to program a memory controller
EP0931290A1 (fr) * 1997-03-21 1999-07-28 International Business Machines Corporation Mappage d'adresses pour systeme memoire
US6035371A (en) * 1997-05-28 2000-03-07 3Com Corporation Method and apparatus for addressing a static random access memory device based on signals for addressing a dynamic memory access device
US5896346A (en) * 1997-08-21 1999-04-20 International Business Machines Corporation High speed and low cost SDRAM memory subsystem
TWI220474B (en) * 2003-03-12 2004-08-21 Glovic Electronics Corp Physical page allocation method of flash memory
US20070022261A1 (en) * 2005-07-19 2007-01-25 Gateway Inc. Method of interleaving asymmetric memory arrays
US20070050593A1 (en) * 2005-08-30 2007-03-01 Seagate Technology Llc Interlaced even and odd address mapping
JP4603481B2 (ja) * 2005-12-22 2010-12-22 エヌイーシーコンピュータテクノ株式会社 情報処理装置、情報処理方法、および、プログラム
JP5248482B2 (ja) 2006-05-09 2013-07-31 シリコン ハイブ ビー・ヴィー プログラマブルデータ処理回路
EP2605143A4 (fr) * 2010-08-13 2014-10-08 Fujitsu Ltd Dispositif de commande de mémoire, dispositif de traitement d'informations et procédé de commande pour dispositif de commande de mémoire
US9092327B2 (en) 2012-12-10 2015-07-28 Qualcomm Incorporated System and method for allocating memory to dissimilar memory devices using quality of service
US8959298B2 (en) * 2012-12-10 2015-02-17 Qualcomm Incorporated System and method for managing performance of a computing device having dissimilar memory types
US9110795B2 (en) 2012-12-10 2015-08-18 Qualcomm Incorporated System and method for dynamically allocating memory in a memory subsystem having asymmetric memory components
US9495291B2 (en) * 2013-09-27 2016-11-15 Qualcomm Incorporated Configurable spreading function for memory interleaving
US9465735B2 (en) * 2013-10-03 2016-10-11 Qualcomm Incorporated System and method for uniform interleaving of data across a multiple-channel memory architecture with asymmetric storage capacity
US11036642B2 (en) * 2019-04-26 2021-06-15 Intel Corporation Architectural enhancements for computing systems having artificial intelligence logic disposed locally to memory
US11221950B2 (en) * 2019-12-19 2022-01-11 Western Digital Technologies, Inc. Storage system and method for interleaving data for enhanced quality of service
US11150839B2 (en) 2019-12-19 2021-10-19 Western Digital Technologies, Inc. Host and method for interleaving data in a storage system for enhanced quality of service

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2225809A1 (en) * 1973-04-13 1974-11-08 Pentru Intreprind Intreprinder Data memory with automatic cct. for interlacing addresses - has group of switches and logic circuit for each memory block

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5128450B2 (fr) * 1971-10-06 1976-08-19
US3958222A (en) * 1974-06-27 1976-05-18 Ibm Corporation Reconfigurable decoding scheme for memory address signals that uses an associative memory table
US4280176A (en) * 1978-12-26 1981-07-21 International Business Machines Corporation Memory configuration, address interleaving, relocation and access control system

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2225809A1 (en) * 1973-04-13 1974-11-08 Pentru Intreprind Intreprinder Data memory with automatic cct. for interlacing addresses - has group of switches and logic circuit for each memory block

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
Computer Design, Vol. 24, No. 15, November 1985 (Littleton, MA, US) J. GUSTAFSON et al.: "Memory-Mapped VLSI and Dynamic Interleave Improve Performance", pages 93-96,98,100 *
IBM Technical Disclosure Bulletin, Vol. 9, No. 9, February 1967 (New York, US) M. LEHMAN: "Varaible Memory Structure", pages 1180-1181 *

Also Published As

Publication number Publication date
JPH03502019A (ja) 1991-05-09
US5341486A (en) 1994-08-23
EP0394436A1 (fr) 1990-10-31
WO1990004576A2 (fr) 1990-05-03
EP0394436B1 (fr) 1996-02-07
DE68925631T2 (de) 1996-06-27
DE68925631D1 (de) 1996-03-21

Similar Documents

Publication Publication Date Title
WO1990004576A3 (fr) Systeme d'imbrication de memoire automatiquement variable
EP0226791A3 (fr) Mémoire avec des moyens pour la répartition de l'espace d'adressage parmi les modules
EP0370178A3 (fr) Méthode et système pour transformation topographique de données pour un système de traitement de données à mémoire virtuelle
JPS5764383A (en) Address converting method and its device
EP0348111A3 (fr) Méthode à accès aux données dans une mémoire
CA2074027A1 (fr) Methode de configuration de systeme de traitement de donnees, systeme de traitement de donnees utilisant cette methode et unite d'expansion pour ce systeme
EP0064801A3 (fr) Système de mémoire commutable en groupe
EP0118878A3 (fr) Dispositif de mémoire semi-conducteur
JPS5629769A (en) Word storing system
JPS563499A (en) Semiconductor memory device
AU5809190A (en) Apparatus and method for reading, writing, and refreshing memory with direct virtual or physical access
EP0187289A3 (fr) Système de mémoire hiérarchique
WO1987004823A1 (fr) Appareil et procede de creation d'une unite d'antememoire avec operation d'ecriture utilisant deux cycles d'horloge de systeme
AU3772485A (en) Memory refresh circuit with varying system transparency
GB1468783A (en) Memory systems
GB2198266B (en) Memory chip array with inverting and non-inverting address drivers
IE893833L (en) Integrated circuit with a memory
JPS57117198A (en) Memory system with parity
GB2175168B (en) Precharging circuit for word lines of a memory system, in particular with programmable cells
WO1998002886A3 (fr) Memoire a decodage rapide
JPS576927A (en) Address allotting system
JPS57164481A (en) Storage device
DE68923021D1 (de) Mikrocomputersystem, fähig zum Speicherzugriff mit hoher Geschwindigkeit.
TW357366B (en) Apparatus and method for a variable step address generator
GB8827130D0 (en) Self-refreshable dynamic memory cell

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): JP

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): AT BE CH DE FR GB IT LU NL SE

AK Designated states

Kind code of ref document: A3

Designated state(s): JP

AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): AT BE CH DE FR GB IT LU NL SE

WWE Wipo information: entry into national phase

Ref document number: 1989913095

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 1989913095

Country of ref document: EP

WWG Wipo information: grant in national office

Ref document number: 1989913095

Country of ref document: EP