ES8303789A1 - "una disposicion para obtener acceso a una memoria electronica". - Google Patents

"una disposicion para obtener acceso a una memoria electronica".

Info

Publication number
ES8303789A1
ES8303789A1 ES508856A ES508856A ES8303789A1 ES 8303789 A1 ES8303789 A1 ES 8303789A1 ES 508856 A ES508856 A ES 508856A ES 508856 A ES508856 A ES 508856A ES 8303789 A1 ES8303789 A1 ES 8303789A1
Authority
ES
Spain
Prior art keywords
window
sample points
array
field
storage locations
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
ES508856A
Other languages
English (en)
Other versions
ES508856A0 (es
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
RCA Corp
Original Assignee
RCA Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by RCA Corp filed Critical RCA Corp
Publication of ES508856A0 publication Critical patent/ES508856A0/es
Publication of ES8303789A1 publication Critical patent/ES8303789A1/es
Expired legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N9/00Details of colour television systems
    • H04N9/77Circuits for processing the brightness signal and the chrominance signal relative to each other, e.g. adjusting the phase of the brightness signal relative to the colour signal, correcting differential gain or differential phase
    • H04N9/78Circuits for processing the brightness signal and the chrominance signal relative to each other, e.g. adjusting the phase of the brightness signal relative to the colour signal, correcting differential gain or differential phase for separating the brightness signal or the chrominance signal from the colour television signal, e.g. using comb filter
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/02Digital function generators
    • G06F1/03Digital function generators working, at least partly, by table look-up
    • G06F1/0307Logarithmic or exponential functions
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/0207Addressing or allocation; Relocation with multidimensional access, e.g. row/column, matrix
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F17/00Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10Complex mathematical operations
    • G06F17/17Function evaluation by approximation methods, e.g. inter- or extrapolation, smoothing, least mean square method
    • G06F17/175Function evaluation by approximation methods, e.g. inter- or extrapolation, smoothing, least mean square method of multidimensional data
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/36Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
    • G09G5/39Control of the bit-mapped memory
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C8/00Arrangements for selecting an address in a digital store
    • G11C8/04Arrangements for selecting an address in a digital store using a sequential addressing device, e.g. shift register, counter
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C8/00Arrangements for selecting an address in a digital store
    • G11C8/12Group selection circuits, e.g. for memory block selection, chip selection, array selection
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C8/00Arrangements for selecting an address in a digital store
    • G11C8/16Multiple access memory array, e.g. addressing one storage element via at least two independent addressing line groups
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03HIMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H17/00Networks using digital techniques
    • H03H17/02Frequency selective networks
    • H03H17/0202Two or more dimensional filters; Filters for complex signals
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03HIMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H17/00Networks using digital techniques
    • H03H17/02Frequency selective networks
    • H03H17/06Non-recursive filters
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2101/00Indexing scheme relating to the type of digital function generated
    • G06F2101/04Trigonometric functions
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2101/00Indexing scheme relating to the type of digital function generated
    • G06F2101/08Powers or roots
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2101/00Indexing scheme relating to the type of digital function generated
    • G06F2101/10Logarithmic or exponential functions
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00Command of the display device
    • G09G2310/02Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0224Details of interlacing
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2360/00Aspects of the architecture of display systems
    • G09G2360/12Frame memory handling
    • G09G2360/123Frame memory handling using interleaving

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • General Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computational Mathematics (AREA)
  • Data Mining & Analysis (AREA)
  • Pure & Applied Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Multimedia (AREA)
  • Algebra (AREA)
  • Signal Processing (AREA)
  • Databases & Information Systems (AREA)
  • Software Systems (AREA)
  • Image Processing (AREA)
  • Compression Or Coding Systems Of Tv Signals (AREA)
  • Image Analysis (AREA)
  • Image Input (AREA)
  • Complex Calculations (AREA)

Abstract

DISPOSICION PARA OBTENER ACCESO SIMULTANEAMENTE A UNA PLURALIDAD DE LUGARES DE UNA MEMORIA ELECTRONICA, EN CUYOS LUGARES ESTAN ALMACENADAS, CON ARREGLO A UNAS DIRECCIONES DE ACCESO, UNAS MUESTRAS DE UNA FUNCION. COMPRENDE MEDIOS PARA APLICAR UNAS DIRECCIONES DE ACCESO A LA MEMORIA PARA OBTENER ACCESO A UNOS LUGARES DETERMINADOS DE LA MISMA. LA MEMORIA ESTA DIVIDIDA EN TANTAS SUBMEMORIAS COMO LUGARES HAY EN CADA VENTANILLA. CADA DIRECCION DE ACCESO ESTA DIVIDIDA EN UNA PRIMERA PARTE QUE ES SUFICIENTE PARA DEFINIR CADA LUGAR EN CADA SUBMEMORIA Y EN UNA SEGUNDA PARTE. LOS MEDIOS PARA APLICAR DIRECCIONES DE ACCESO A LA MEMORIA INCLUYEN MEDIOS DE SELECCION CAPACES DE RESPONDER A LA SEGUNDA PARTE DE CADA DIRECCION DE ACCESO.
ES508856A 1981-01-26 1982-01-19 "una disposicion para obtener acceso a una memoria electronica". Expired ES8303789A1 (es)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
GB8102281 1981-01-26
GB8108967 1981-03-23

Publications (2)

Publication Number Publication Date
ES508856A0 ES508856A0 (es) 1983-02-01
ES8303789A1 true ES8303789A1 (es) 1983-02-01

Family

ID=26278223

Family Applications (1)

Application Number Title Priority Date Filing Date
ES508856A Expired ES8303789A1 (es) 1981-01-26 1982-01-19 "una disposicion para obtener acceso a una memoria electronica".

Country Status (7)

Country Link
US (1) US4460958A (es)
JP (1) JPS58500044A (es)
DE (1) DE3202365C2 (es)
ES (1) ES8303789A1 (es)
FR (1) FR2499289B1 (es)
GB (1) GB2092785B (es)
IT (1) IT1151701B (es)

Families Citing this family (40)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6336180B1 (en) 1997-04-30 2002-01-01 Canon Kabushiki Kaisha Method, apparatus and system for managing virtual memory with virtual-physical mapping
JPS58128078A (ja) * 1982-01-27 1983-07-30 Dainippon Screen Mfg Co Ltd メモリ装置の構成方法
JPS59180324A (ja) * 1983-03-31 1984-10-13 Fujitsu Ltd 半導体記憶装置
US4736287A (en) * 1983-06-20 1988-04-05 Rational Set association memory system
US4602275A (en) * 1984-03-19 1986-07-22 Rca Corporation Television memory system
FR2566938B1 (fr) * 1984-06-29 1989-08-18 Texas Instruments France Memoire permettant de transformer un flot de mots de donnees en un autre flot de mots de donnees
GB2164767B (en) * 1984-09-25 1988-08-24 Sony Corp Video data storage
GB2165067B (en) * 1984-09-26 1988-10-12 Rational Memory system
FR2583539B1 (fr) * 1984-12-31 1991-05-24 Lehmann Jean Philippe Procede de construction de dispositifs d'activation simultanee de trains de commandes et applications aux memoires.
JPS62988A (ja) * 1985-02-27 1987-01-06 大日本スクリ−ン製造株式会社 画像デ−タの表示方法
GB2181923B (en) * 1985-10-21 1989-09-20 Sony Corp Signal interpolators
US4763251A (en) * 1986-01-17 1988-08-09 International Business Machines Corporation Merge and copy bit block transfer implementation
GB8618060D0 (en) * 1986-07-24 1986-12-17 Gec Avionics Data processing apparatus
US4773044A (en) * 1986-11-21 1988-09-20 Advanced Micro Devices, Inc Array-word-organized display memory and address generator with time-multiplexed address bus
US4811297A (en) * 1986-12-16 1989-03-07 Fujitsu Limited Boundary-free semiconductor memory device
US5276812A (en) * 1987-01-29 1994-01-04 Kabushiki Kaisha Toshiba Address multiplexing apparatus
JPS63308785A (ja) * 1987-06-10 1988-12-16 Fujitsu Ltd 半導体記憶装置
DE3851675D1 (de) * 1987-08-21 1994-11-03 Heimann Optoelectronics Gmbh Integrierte Schaltung zum Auslesen eines optoelektronischen Bildsensors.
US5175628A (en) * 1991-09-30 1992-12-29 Eastman Kodak Company Memory management for electronic color printer
US5400383A (en) * 1991-12-09 1995-03-21 General Electric Company Fluoroscopic imager with frame-filling apparatus
JP2892898B2 (ja) * 1992-04-17 1999-05-17 インターナショナル・ビジネス・マシーンズ・コーポレイション ウインドウ管理方法及びラスタ表示ウインドウ管理システム
US5361339A (en) * 1992-05-04 1994-11-01 Xerox Corporation Circuit for fast page mode addressing of a RAM with multiplexed row and column address lines
JP3391405B2 (ja) * 1992-05-29 2003-03-31 株式会社エフ・エフ・シー カメラ映像内の物体同定方法
JP3278756B2 (ja) * 1992-09-10 2002-04-30 日本テキサス・インスツルメンツ株式会社 画像処理方法及び装置
EP0615379B1 (en) * 1993-03-08 1999-05-19 Canon Kabushiki Kaisha Colour conversion apparatus
JP3251421B2 (ja) * 1994-04-11 2002-01-28 株式会社日立製作所 半導体集積回路
US5585863A (en) * 1995-04-07 1996-12-17 Eastman Kodak Company Memory organizing and addressing method for digital video images
JP3138173B2 (ja) * 1995-04-10 2001-02-26 シャープ株式会社 グラフィックス用フレームメモリ装置
US6097388A (en) * 1995-08-22 2000-08-01 International Business Machines Corporation Method for managing non-rectangular windows in a raster display
AUPO648397A0 (en) 1997-04-30 1997-05-22 Canon Information Systems Research Australia Pty Ltd Improvements in multiprocessor architecture operation
US6195674B1 (en) 1997-04-30 2001-02-27 Canon Kabushiki Kaisha Fast DCT apparatus
US6061749A (en) * 1997-04-30 2000-05-09 Canon Kabushiki Kaisha Transformation of a first dataword received from a FIFO into an input register and subsequent dataword from the FIFO into a normalized output dataword
US6707463B1 (en) 1997-04-30 2004-03-16 Canon Kabushiki Kaisha Data normalization technique
AUPO647997A0 (en) * 1997-04-30 1997-05-22 Canon Information Systems Research Australia Pty Ltd Memory controller architecture
US6289138B1 (en) 1997-04-30 2001-09-11 Canon Kabushiki Kaisha General image processor
US6414687B1 (en) 1997-04-30 2002-07-02 Canon Kabushiki Kaisha Register setting-micro programming system
FR2793588B1 (fr) * 1999-05-11 2002-03-15 Sextant Avionique Systeme de traitement de donnees pour affichage sur un ecran matriciel
US6700839B1 (en) 2002-02-19 2004-03-02 Visteon Global Technologies, Inc. Fast seek between multiple selections in a multimedia player
JP4757328B2 (ja) 2009-07-03 2011-08-24 富士通株式会社 逆正接演算装置及び逆正接演算プログラム
EP3675125A1 (en) * 2018-12-27 2020-07-01 Secure-IC SAS Device and method for protecting a memory

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1401008A (en) * 1971-08-17 1975-07-16 Mullared Ltd Character recognition apparatus
US3737860A (en) * 1972-04-13 1973-06-05 Honeywell Inf Systems Memory bank addressing
US3800289A (en) * 1972-05-15 1974-03-26 Goodyear Aerospace Corp Multi-dimensional access solid state memory
US3800292A (en) * 1972-10-05 1974-03-26 Honeywell Inf Systems Variable masking for segmented memory
FR121860A (es) * 1973-07-19
US3938102A (en) * 1974-08-19 1976-02-10 International Business Machines Corporation Method and apparatus for accessing horizontal sequences and rectangular sub-arrays from an array stored in a modified word organized random access memory system
US3996559A (en) * 1974-11-07 1976-12-07 International Business Machines Corporation Method and apparatus for accessing horizontal sequences, vertical sequences and regularly spaced rectangular subarrays from an array stored in a modified word organized random access memory system
US4127850A (en) * 1974-10-03 1978-11-28 Smiths Industries Limited Scanning display apparatus
US3995253A (en) * 1975-03-03 1976-11-30 International Business Machines Corporation Method and apparatus for accessing horizontal sequences, vertical sequences, and rectangular subarrays from an array stored in a modified word organized random access memory system
GB1513586A (en) * 1975-11-21 1978-06-07 Ferranti Ltd Data processing
US4197590A (en) * 1976-01-19 1980-04-08 Nugraphics, Inc. Method for dynamically viewing image elements stored in a random access memory array
US4070710A (en) * 1976-01-19 1978-01-24 Nugraphics, Inc. Raster scan display apparatus for dynamically viewing image elements stored in a random access memory array
US4203154A (en) * 1978-04-24 1980-05-13 Xerox Corporation Electronic image processing system
US4318183A (en) * 1978-12-22 1982-03-02 Raytheon Company Multiple channel digital memory system
US4378591A (en) * 1980-12-31 1983-03-29 Honeywell Information Systems Inc. Memory management unit for developing multiple physical addresses in parallel for use in a cache memory

Also Published As

Publication number Publication date
FR2499289B1 (fr) 1989-12-15
JPS58500044A (ja) 1983-01-06
US4460958A (en) 1984-07-17
DE3202365A1 (de) 1982-08-05
IT8219283A0 (it) 1982-01-25
ES508856A0 (es) 1983-02-01
GB2092785A (en) 1982-08-18
GB2092785B (en) 1985-11-06
IT1151701B (it) 1986-12-24
DE3202365C2 (de) 1985-04-18
FR2499289A1 (fr) 1982-08-06

Similar Documents

Publication Publication Date Title
ES8303789A1 (es) "una disposicion para obtener acceso a una memoria electronica".
JPS5368922A (en) Parallel access memory system
JPS5494241A (en) Data processing system having high speed buffer memory system having word preefetching function
IT1153611B (it) Procedimento di mappatura della memoria in sistema di elaborazione dati
AT374932B (de) Datenverarbeitungsanlage mit adressuebersetzeranordnung
AU509302B2 (en) Memory access system
DE3382307D1 (de) Vorrichtung zur uebersetzung virtueller speicheradressen mit gesteuertem datenbeharrungszustand.
DE2964732D1 (en) Data processing apparatus with memory access protection
DE3584709D1 (de) Dynamische speicherzelle mit wahlfreiem zugriff (dram).
EP0185529A3 (en) Dynamic semiconductor memory with static data storing cell unit
JPS5517896A (en) Dynamic memory storage sub system
GB2047926B (en) Memory access system
AU513512B2 (en) Testing address formulation ina computer system
IT8120743A0 (it) Circuito per la rivelazione di errori di scrittura in memoria.
JPS5698779A (en) Random access memory system
JPS5658186A (en) Data processing unit for designating virtual memory address
GB2065938B (en) Data processing apparatus with direct memory access
DE3278678D1 (en) Data processing apparatus including storage with address mapping by block
SE8104981L (sv) Metod och anordning for adressering av ett minne
JPS54117641A (en) Memory inspecting system
JPS5660963A (en) Data processing system having memory module for address data distribution
DK157954C (da) Databehandlingsanlaeg med direkte lageradgang
BR8401795A (pt) Celulas e dispositivo de memoria com linhas de acesso compartilhadas
DE3177144D1 (de) Datenverarbeitungsspeichersystem.
EP0081381A3 (en) Refresh address generators for dynamic semiconductor memory devices

Legal Events

Date Code Title Description
FD1A Patent lapsed

Effective date: 20021112