WO1988005428A1 - Method for connecting leadless chip packages and articles - Google Patents

Method for connecting leadless chip packages and articles Download PDF

Info

Publication number
WO1988005428A1
WO1988005428A1 PCT/US1988/000146 US8800146W WO8805428A1 WO 1988005428 A1 WO1988005428 A1 WO 1988005428A1 US 8800146 W US8800146 W US 8800146W WO 8805428 A1 WO8805428 A1 WO 8805428A1
Authority
WO
WIPO (PCT)
Prior art keywords
wiring board
pads
printed wiring
leadless chip
chip package
Prior art date
Application number
PCT/US1988/000146
Other languages
French (fr)
Inventor
Philip V. Pesavento
Original Assignee
Hughes Aircraft Company
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hughes Aircraft Company filed Critical Hughes Aircraft Company
Priority to JP63501263A priority Critical patent/JPH0719952B2/en
Publication of WO1988005428A1 publication Critical patent/WO1988005428A1/en
Priority to GB8821709A priority patent/GB2208569B/en

Links

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/303—Surface mounted components, e.g. affixing before soldering, aligning means, spacing means
    • H05K3/305—Affixing by adhesive
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/328—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by welding
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H01L2224/05099—Material
    • H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05155—Nickel [Ni] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05552—Shape in top view
    • H01L2224/05553—Shape in top view being rectangular
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/4501—Shape
    • H01L2224/45012—Cross-sectional shape
    • H01L2224/45014—Ribbon connectors, e.g. rectangular cross-section
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/4501—Shape
    • H01L2224/45012—Cross-sectional shape
    • H01L2224/45015—Cross-sectional shape being circular
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/45124—Aluminium (Al) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144—Gold (Au) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45147—Copper (Cu) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45155—Nickel (Ni) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/4847—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485—Material
    • H01L2224/48505—Material at the bonding interface
    • H01L2224/48599—Principal constituent of the connecting portion of the wire connector being Gold (Au)
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485—Material
    • H01L2224/48505—Material at the bonding interface
    • H01L2224/48699—Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485—Material
    • H01L2224/48505—Material at the bonding interface
    • H01L2224/48799—Principal constituent of the connecting portion of the wire connector being Copper (Cu)
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/49175—Parallel arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/852—Applying energy for connecting
    • H01L2224/85201—Compression bonding
    • H01L2224/85203—Thermocompression bonding
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/852—Applying energy for connecting
    • H01L2224/85201—Compression bonding
    • H01L2224/85205—Ultrasonic bonding
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/852—Applying energy for connecting
    • H01L2224/85201—Compression bonding
    • H01L2224/85205—Ultrasonic bonding
    • H01L2224/85207—Thermosonic bonding
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92—Specific sequence of method steps
    • H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
    • H01L2224/9222—Sequential connecting processes
    • H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
    • H01L2224/92247—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01013—Aluminum [Al]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01028—Nickel [Ni]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01047—Silver [Ag]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/156—Material
    • H01L2924/15786—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
    • H01L2924/15787—Ceramics, e.g. crystalline carbides, nitrides or oxides
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191—Disposition
    • H01L2924/19101—Disposition of discrete passive components
    • H01L2924/19107—Disposition of discrete passive components off-chip wires
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10431—Details of mounted components
    • H05K2201/10439—Position of a single component
    • H05K2201/10477—Inverted
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10621—Components characterised by their electrical contacts
    • H05K2201/10727—Leadless chip carrier [LCC], e.g. chip-modules for cards
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/04—Soldering or other types of metallurgic bonding
    • H05K2203/049—Wire bonding
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50—Manufacturing or production processes characterised by the final manufactured product

Definitions

  • This invention is directed to a method for connecting leadless chip packages by employment of ultrasonic welding for attaching metallic conductors from pads on the leadless chip carrier to related pads on the associated printed wiring board.
  • a leadless chip carrier package is one which carries pads on the lower surface thereof. These pads are internally connected in the package to the integrated circuit chip housed and protected therein. Attachment is accomplished by placing this package onto a printed wiring board which has corresponding solder pads thereon. ' The leadless chip package is secured in place and electrically connected in one step by reflow soldering of the pads together by vapor-phase soldering. Such attachment is useful in many cases but when the chip becomes electrically more complicated to result in a greater number of leads to result in a high density of pads around the lower periphery of the leadless chip package, attachment becomes more difficult. When the package is of higher density, that is with more connec ⁇ tions than about 60 pads, the traces on the printed circuit board connecting the pads are close together so that solder bridging between traces and pads is more likely to occur because of the close spacing..
  • the leadless chip packages are of a different material than the printed wiring board so that, upon temperature change, the dimensional differences produce strains in the leadless package solder, pads. When these strains becomes excessive, cracked solder pads result. This leads to the step of building the solder pads to a higher level so that strains caused by temperature change are absorbed in the pad by resilient or ductile deflection.
  • FIG. 1 is an isometric view of the corner of a printed wiring board and the corner of a leadless chip carrier package, showing the attachment in accord ⁇ ance with a first preferred method of this invention.
  • FIG. 2 is a similar view showing the connection by means of the second preferred method.
  • FIG. 3 is a similar view showing connection by a third preferred method.
  • FIG. 1 illustrates a leadless chip carrier package 10 secured top surface down on the top face of printed wiring board 12.
  • Printed wiring board 12 is of dielectric material having circuit traces formed thereon in accord ⁇ ance with a predetermined pattern. There are circuit traces on the top face 14, and there may be circuit traces on the bottom face and on one or more intermediate circuit trace layers. When there is more than one layer of circuit trace, the several traces are appropriately connected by vias. In the present case, the circuit traces (not shown) terminate in pads on " the top face 14. Pads 16 and 18 are at the end of one string of pads, while pads 20 and 22 are at the end of another string of pads, aligned with adjacent edges 24 and 26 of package 10. Pads on the board 12 may be made of gold, copper, silver, aluminum or nickel.
  • the most likely material is copper, and the most preferred is gold.
  • the pads are expected to be on all four edges of the package, and the pads extend around the corner and onto the bottom surface 28 of package 10.
  • Pads 30, 32, 34, and 36 are specifically identified on the package and there are similar pads usually extending around all four edges of the package and extending around the corner to the adjacent bottom surface 28.
  • Pads on the package 10 may be made of gold, copper, silver, aluminum or nickel.
  • the most likely and most .preferred, material is gold.
  • the surface 28 is described as being a bottom surface because the leadless chip carrier package 10 is particularly designed so that the- bottom surface 28 can face the top of a printed wiring board.
  • each of the pads is individually connected by reflow soldering to corresponding pads on the top of the printed wiring board.
  • the package is secured, bottom surface up, in the proper position on the printed wiring board by means of adhesive 38. Electrical attachment is accomplished by conductors attached to each pad.
  • the conductors may be formed with a rectangular, triangular, circular or oval cross- section. The most preferred shape is the circular section of round wire.
  • Attachment can be accomplished by ultrasonic welding, thermocompression bonding, ball bonding, wedge bonding or thermalsonic bonding. All of these attachment methods can be done under 150°C.
  • conductor 40 is attached to the pads 16 and 30.
  • Conductor 42 is attached at its ends to pads 18 and 32.
  • Conductor 44 is attached at its ends to pads 20 and 34, and conductor 46 is attached at its ends to pads 22 and 36.
  • the additional conductors shown in FIG. 1 are each attached at their respective ends to the corresponding pads.
  • the conductors may be formed with a rectangular, triangular, circular or oval cross-section. The most preferred shape is the circular section of round wire.
  • Gold, copper, nickel and aluminum are suitable materials for the conductor, with gold being preferred.
  • the package 10 is a ceramic package, and its pads 30 through 36 are usually gold pads.
  • the printed wiring board 12 is preferably of polyi ide filled with quartz, and the pads-16 ' through 22 thereon are usually copper.
  • the process is to connect large, high density leadless packages. It is most suitable for leadless packages above about 60 leads.
  • the most preferred assembly is a round gold wire conductor attached at each end by thermalsonic ball bonding or wedge bonding.
  • the preferred configuration of the completed assembly method comprises first attachment to the pad on the board by thermalsonic or wedge bonding and then attachment of the conductor to the appropriate pad on the package by the same attachment method, followed by parting the wire beyond the second attachment.
  • the process steps comprise positioning a leadless chip package on the board and adhesively securing it thereto. Thereafter, the combined structure is cleaned, and the conductors are attached at each end to corres- ponding pads, as described bove, without significantly (above 150°C) elevated temperature. This eliminates the stress to provide reliable bonds.
  • the packag.e 10 is a standard leadless chip carrier package and is inverted.
  • leadless chip carrier package 50 is shown as mounted upon the same printed wiring board 12, alternatively to the package 10.
  • the package 50 is also a leadless chip carrier package, made of ceramic, and with pads on the exterior thereof for mating with corresponding pads on the top of an appropriate printed wiring board.
  • the top face 52 of the package is away from printed wiring board 12, and bottom 54 is adhesively secured to the top surface 14 of printing wiring board 12 by means of adhesive 56.
  • the pads on package 50 which normally extend a short distance across the bottom 54 and partway up the edges 58 and 60, are extended during the manufacture of the package to also extend partway across the top face 52 to provide pads also on the top face.
  • the package 50 could be connected at its bottom pads by conventional reflow soldering onto corresponding pads of the printed wiring board.
  • the pads also extend to the top where pads 62, 64, 66, and 68 are indicated.
  • the package 50 is special in that it has the same pads extending across the bottom face adjacent an edge, along the edge and across the top face adjacent the edge to define these pads.
  • the package 50 may be employed with a standard reflow soldering type of attachment and also can be attached by-the method in" accordance with this invention.
  • the method comprises attaching connector leads such as described above to corresponding pads by means of the attachment methods described above.
  • Conductors 72, 74, and 76 are specifically indicated in FIG. 2. There are additional pads on both the package and the printed wiring board, and there are additional conductors interconnecting appropriate pads.
  • Conductor 70 is shown interconnecting pads 16 and 62; conductor 72 is shown interconnecting pads 18 and 64; conductor 74 is shown interconnecting pads 20 and 66; while conductor 76 is shown inter ⁇ connecting pads 22 and 68.
  • FIG. 3 shows the attachment of leadless chip carrier package 80 to the printed wiring board 12.
  • the same printed wiring board is used with appropriate circuit traces and appropriately positioned connection pads.
  • the package 80 is especially configured for utilization in accordance with the method of this invention.
  • Leadless chip carrier packages are normally made up of layers of ceramic material which are appro ⁇ priately furnished with circuit traces and pads as well as physical configuration. The layers are stacked and then fired into a unitary structure. In the case of package 80, the upper layer 82 is smaller than the lower layer 84 to define a shelf 86 upon which pads are provided. These pads are internally connected to the chip in the package.
  • Pads 88, 90, 92 and 94 are provided on this shelf adjacent the outer edge thereof so as to make them accessible for bonding. There are additional pads, as shown, and they preferably extend around all four edges of the package 80. Since the method in accordance with this invention is especially useful for packages above 60 leads, only a few of such leads are shown and identified. Attachment of the package 80 to the board 12 is by adhesive, as previously described, and interconnection between the pads on the-package and the pads on the board is as described above. Conductors 96, 98, 100 and 102 are specifically identified. These coonductors respectively interconnect pads 16 and 88, pads 18 and 90, pads 20 and 92, and pads 22 and 94.

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
  • Electric Connection Of Electric Components To Printed Circuits (AREA)
  • Multi-Conductor Connections (AREA)
  • Coupling Device And Connection With Printed Circuit (AREA)
  • Die Bonding (AREA)

Abstract

Leadless chip package (10) is adhesively secured to printed wiring board (14) and is electrically connected by metallic conductor ribbon or wire (40, 42, 44...) to pads (30, 32, 34, 36) on the package (10) and pads (16, 18, 20, 22...) on the printed wiring board (14) to provide secure connection.

Description

METHOD FOR CONNECTING LEADLESS CHIP PACKAGES AND ARTICLES
BACKGROUND OF THE INVENTION
This invention is directed to a method for connecting leadless chip packages by employment of ultrasonic welding for attaching metallic conductors from pads on the leadless chip carrier to related pads on the associated printed wiring board.
A leadless chip carrier package is one which carries pads on the lower surface thereof. These pads are internally connected in the package to the integrated circuit chip housed and protected therein. Attachment is accomplished by placing this package onto a printed wiring board which has corresponding solder pads thereon. 'The leadless chip package is secured in place and electrically connected in one step by reflow soldering of the pads together by vapor-phase soldering. Such attachment is useful in many cases but when the chip becomes electrically more complicated to result in a greater number of leads to result in a high density of pads around the lower periphery of the leadless chip package, attachment becomes more difficult. When the package is of higher density, that is with more connec¬ tions than about 60 pads, the traces on the printed circuit board connecting the pads are close together so that solder bridging between traces and pads is more likely to occur because of the close spacing..
Making the leadless chip packages larger to provide more spacing between the pads accentuates other problems. In complicated electronics, the space on a printed wiring board is at a premium so that use of larger than necessary packages is wasteful of needed board space. Larger packages, whether created by more complicated electronics and greater number of required circuit connections or created by greater spacing between the pads to reduce risk of solder bridging, accentuates the problem of thermal expansion. The leadless chip packages are of a different material than the printed wiring board so that, upon temperature change, the dimensional differences produce strains in the leadless package solder, pads. When these strains becomes excessive, cracked solder pads result. This leads to the step of building the solder pads to a higher level so that strains caused by temperature change are absorbed in the pad by resilient or ductile deflection.
It is thus seen that the conventional solder reflow attachment of leadless chip packages experiences problems when the number of pads to be connected increases so that the pads and circuit traces on the board are in a high density arrangement. Thus, there is need for a method for connecting high density packages, particularly high density leadless chip carrier packages to a corresponding printed wiring board.
SUMMARY OF THE INVENTION
In order to aid in the understanding of this invention, it can be stated in essentially summary form that it is directed to the method for connecting a leadless chip package to a supporting printed wiring board, and is directed to the leadless chip package especially adapted for that method of attachment, together with the completed assembly, wherein the method for attachment comprises mechanically attaching the leadless chip package to the associated printed wiring board and attaching a conductor to a pad on the package and the corresponding pad on the printed wiring board. It is thus a purpose and advantage of this invention to provide a method for connecting leadless chip packages to a corresponding printed wiring board which is especially useful for high density leadless chip packages so as to permit reliable connection with¬ out the risk of cracked solder connections due to thermal expansion stresses and strains.
It is another purpose and advantage of this invention to provide a method for connecting leadless chip packages to a corresponding printed wiring board by the employment of metallic conductors which are ultrasonically welded to the pads on the chip package and corresponding pads on the printed wiring board so that attachment is accomplished without destructive temperature increase.
It is another purpose and advantage of this invention to connect high density leadless chip packages, those having greater than about 60 leads, to printed wiring boards in such a manner as to eliminate burned boards, eliminate solder plating, eliminate solder bridging to result in higher yields because of greater control of the attachment system, eliminate thermal expansion problems, and provide a method which can be made fully automatic. Other purposes and advantages of this invention will become apparent from a study of the following portion of this specification, the claims and the attached drawings.
BRIEF DESCRIPTION OF THE DRAWINGS
In the accompanying drawings:
FIG. 1 is an isometric view of the corner of a printed wiring board and the corner of a leadless chip carrier package, showing the attachment in accord¬ ance with a first preferred method of this invention. FIG. 2 is a similar view showing the connection by means of the second preferred method.
FIG. 3 is a similar view showing connection by a third preferred method.
DESCRIPTION OF THE PREFERRED EMBODIMENTS
FIG. 1 illustrates a leadless chip carrier package 10 secured top surface down on the top face of printed wiring board 12. Printed wiring board 12 is of dielectric material having circuit traces formed thereon in accord¬ ance with a predetermined pattern. There are circuit traces on the top face 14, and there may be circuit traces on the bottom face and on one or more intermediate circuit trace layers. When there is more than one layer of circuit trace, the several traces are appropriately connected by vias. In the present case, the circuit traces (not shown) terminate in pads on" the top face 14. Pads 16 and 18 are at the end of one string of pads, while pads 20 and 22 are at the end of another string of pads, aligned with adjacent edges 24 and 26 of package 10. Pads on the board 12 may be made of gold, copper, silver, aluminum or nickel. The most likely material is copper, and the most preferred is gold. In view of the fact that the method is particularly useful for high density packages and the resultant article has a high density of connections, the pads are expected to be on all four edges of the package, and the pads extend around the corner and onto the bottom surface 28 of package 10. Pads 30, 32, 34, and 36 are specifically identified on the package and there are similar pads usually extending around all four edges of the package and extending around the corner to the adjacent bottom surface 28. Pads on the package 10 may be made of gold, copper, silver, aluminum or nickel. The most likely and most .preferred, material is gold. The surface 28 is described as being a bottom surface because the leadless chip carrier package 10 is particularly designed so that the- bottom surface 28 can face the top of a printed wiring board. In the usual use of the leadless chip carrier package 10, there are corresponding pads geometrically arranged on the top face of the printed wiring board exactly corresponding to the position of that portion of the pads which are on the bottom surface 28 of the package. Thus, in the usual usage of the package 10, each of the pads is individually connected by reflow soldering to corresponding pads on the top of the printed wiring board. However, in the present case, the package is secured, bottom surface up, in the proper position on the printed wiring board by means of adhesive 38. Electrical attachment is accomplished by conductors attached to each pad. The conductors may be formed with a rectangular, triangular, circular or oval cross- section. The most preferred shape is the circular section of round wire. Attachment can be accomplished by ultrasonic welding, thermocompression bonding, ball bonding, wedge bonding or thermalsonic bonding. All of these attachment methods can be done under 150°C. Thus, conductor 40 is attached to the pads 16 and 30. Conductor 42 is attached at its ends to pads 18 and 32. Conductor 44 is attached at its ends to pads 20 and 34, and conductor 46 is attached at its ends to pads 22 and 36. The additional conductors shown in FIG. 1 are each attached at their respective ends to the corresponding pads. As presently contemplated, the conductors may be formed with a rectangular, triangular, circular or oval cross-section. The most preferred shape is the circular section of round wire. Gold, copper, nickel and aluminum are suitable materials for the conductor, with gold being preferred. The package 10 is a ceramic package, and its pads 30 through 36 are usually gold pads. The printed wiring board 12 is preferably of polyi ide filled with quartz, and the pads-16' through 22 thereon are usually copper. As previously discussed, the process is to connect large, high density leadless packages. It is most suitable for leadless packages above about 60 leads. The most preferred assembly is a round gold wire conductor attached at each end by thermalsonic ball bonding or wedge bonding. The preferred configuration of the completed assembly method comprises first attachment to the pad on the board by thermalsonic or wedge bonding and then attachment of the conductor to the appropriate pad on the package by the same attachment method, followed by parting the wire beyond the second attachment.
The process steps comprise positioning a leadless chip package on the board and adhesively securing it thereto. Thereafter, the combined structure is cleaned, and the conductors are attached at each end to corres- ponding pads, as described bove, without significantly (above 150°C) elevated temperature. This eliminates the stress to provide reliable bonds.
In FIG. 1, the packag.e 10 is a standard leadless chip carrier package and is inverted. In FIG. 2, leadless chip carrier package 50 is shown as mounted upon the same printed wiring board 12, alternatively to the package 10. The package 50 is also a leadless chip carrier package, made of ceramic, and with pads on the exterior thereof for mating with corresponding pads on the top of an appropriate printed wiring board. In the present case, the top face 52 of the package is away from printed wiring board 12, and bottom 54 is adhesively secured to the top surface 14 of printing wiring board 12 by means of adhesive 56. In order to make the pads on the package 50 accessible for bonding, the pads on package 50, which normally extend a short distance across the bottom 54 and partway up the edges 58 and 60, are extended during the manufacture of the package to also extend partway across the top face 52 to provide pads also on the top face. Thus, the package 50 could be connected at its bottom pads by conventional reflow soldering onto corresponding pads of the printed wiring board. However, the pads also extend to the top where pads 62, 64, 66, and 68 are indicated. Thus, the package 50 is special in that it has the same pads extending across the bottom face adjacent an edge, along the edge and across the top face adjacent the edge to define these pads. In this way, the package 50 may be employed with a standard reflow soldering type of attachment and also can be attached by-the method in" accordance with this invention. The method comprises attaching connector leads such as described above to corresponding pads by means of the attachment methods described above. Conductors 72, 74, and 76 are specifically indicated in FIG. 2. There are additional pads on both the package and the printed wiring board, and there are additional conductors interconnecting appropriate pads. Conductor 70 is shown interconnecting pads 16 and 62; conductor 72 is shown interconnecting pads 18 and 64; conductor 74 is shown interconnecting pads 20 and 66; while conductor 76 is shown inter¬ connecting pads 22 and 68. The material of pads 62 through 68 and the material and shape of conductors 70 through 76 are as described above. FIG. 3 shows the attachment of leadless chip carrier package 80 to the printed wiring board 12. In this case, the same printed wiring board is used with appropriate circuit traces and appropriately positioned connection pads. The package 80 is especially configured for utilization in accordance with the method of this invention. Leadless chip carrier packages are normally made up of layers of ceramic material which are appro¬ priately furnished with circuit traces and pads as well as physical configuration. The layers are stacked and then fired into a unitary structure. In the case of package 80, the upper layer 82 is smaller than the lower layer 84 to define a shelf 86 upon which pads are provided. These pads are internally connected to the chip in the package. Pads 88, 90, 92 and 94 are provided on this shelf adjacent the outer edge thereof so as to make them accessible for bonding. There are additional pads, as shown, and they preferably extend around all four edges of the package 80. Since the method in accordance with this invention is especially useful for packages above 60 leads, only a few of such leads are shown and identified. Attachment of the package 80 to the board 12 is by adhesive, as previously described, and interconnection between the pads on the-package and the pads on the board is as described above. Conductors 96, 98, 100 and 102 are specifically identified. These coonductors respectively interconnect pads 16 and 88, pads 18 and 90, pads 20 and 92, and pads 22 and 94. The conductors are as previously described, as is the material of the package, printed wiring board and various pads. The attachment in accordance with this method eliminates burned boards, solder plating, solder bridging, and provides higher yields because of greater parameter control and elimination of thermal expansion problems. This invention has been described in its presently "contemplated best mode, and it is clear that it is susceptible to numerous modifications, modes and embodi¬ ments within the ability of those skilled in the art and without the exercise of the inventive faculty. Accordingly, the scope of this invention is defined by the scope of the following claims.

Claims

CLAIMSWhat is Claimed is:
1. The method for connecting leadless chip packages comprising the steps of: positioning a leadless chip package on a printed wiring board adjacent pads on the exposed top face of the printed wiring board and orienting the leadless chip package so that pads thereon face in the same direction as the pads on the printed wiring board; and attaching an electrical conductor between an upwardly facing pad on the chip carrier and an adjacent upwardly facing pad on the printed wiring board.
2. The method of Claim 1 including the step of: selecting the conductor from the group consisting of gold, copper, nickel and aluminum, prior to the attachment step.
3. The method of Claim 1 including the step of: selecting the conductor from the group consisting of conductors having a cross-section which is round, rectangular, triangular and oval.
4. The method of Claim 2 including the step of: selecting the conductor from the group consisting of conductors having a cross-section which is round, rectangular, triangular and oval.
5. The method of Claim 1 wherein the attachment step is selected from the group of attachment steps consisting of: ultrasonic welding, thermocompression bonding, ball bonding, wedge bonding and thermalsonic bonding.
6. The method of Claim 4 wherein the attachment step is" selected from the group of attachment steps consisting of: ultrasonic welding, thermocompression bonding, ball bonding, wedge bonding and thermalsonic bonding.
7. The method of Claim 1 including the step of: securing the chip carrier package to the top face of the printed wiring board by adhesive attachment.
8. The method of Claim 1 wherein the step of cleaning the printed wiring board and the leadless chip package is performed before the step of electrically interconnecting the pads by attachment of conductors therebetween.
9. The method of Claim 6 including the step of securing the chip carrier package to the top face of the printed wiring board by adhesive securement.
10. The method of Claim 1 further including the step of: extending pads from the bottom to the top of the leadless chip package and the extending step is performed before the positioning step so that there are pads on the leadless chip carrier facing both the top face of the printed wiring board and facing in the same direction as pads on the printed wiring board.
11. The method of Claim 10 including the step of securing the chip carrier package to the top face of the printed wiring board is by adhesive securement.
12. The method of Claim 10 wherein the step of cleaning the printed wiring board and the leadless chip package is performed before the step of electrically interconnecting the pads by attachment of conductors therebetween.
13. The method of Claim 12 including the step of securing the chip carrier package to the top face of the printed wiring board is by adhesive securement.
14. The article produced by the method of Claim 1.
15. The article produced by the method of Claim 13.
16. The method for connecting leadless chip packages on a printed wiring board comprising the steps of: forming a printed wiring board- with a top face having connection pads thereon; forming a leadless chip package so that the chip package has connection pads on one surface thereof positioned adjacent the edge of the surface; positioning the leadless chip package on the printed wiring board so that the connection pads on the leadless chip package face in the same direction as the connection pads on the printed wiring board; adhesively securing the leadless chip package in place on the top face of the printed wiring board; attaching a metallic conductor to a pad on the leadless chip package and attaching the same conductor to a corresponding pad on the printed wiring board; and repeating' the attachment steps for a plurality of pads on the leadless chip package so that the circuitry of the leadless chip package is connected to the pads on the printed wiring board.
17. The method of Claim 16 wherein the attachment step is" selected from the group of attachment steps consisting of: ultrasonic welding, thermocompression bonding, ball bonding, wedge bonding and thermalsonic bonding.
18. The method o.f Claim 16 wherein the attachment of an electrical conductor is performed with a metallic wire selected from the group consisting of gold, copper, nickel and -aluminum.
19. The method of Claim 16 wherein the step of forming the pads on the leadless chip package includes the step of forming the pads so that they are present on both the top and bottom surfaces of the leadless chip package.
20. The article produced by the method of Claim 19.
21. The article produced by the method of Claim 16.
22. An article comprising: a printed wiring board having a top face with a plurality of connection pads thereon; a leadless chip package having a plurality of connection pads on the top surface thereof adjacent the edges thereof; a plurality of metallic electrical conductors, each one of said plurality of electrical conductors being attached to a pad on the top surface of the leadless chip package and attached to a corresponding pad on the top face of said printed wiring board so that said leadless chip package is electrically connected to circuitry in the printed wiring board.
23. The article of Claim 22 wherein said leadless chip package is adhesively secured to the top face of said printed wiring board.
24. The article of Claim 22 wherein said pads on said leadless chip package are gold and said pads on said printed wiring board are made of a material selected from the group consisting of gold, silver, aluminum and copper and said electrical conductors are made of material selected from the group consisting -of gold, copper, nickel and aluminum.
25. The article of Claim 24 wherein said elec- trical conductors are metallic wires.
26. The article of Claim 22 wherein said elec- trical conductors are metallic wires.
PCT/US1988/000146 1987-01-21 1988-01-21 Method for connecting leadless chip packages and articles WO1988005428A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP63501263A JPH0719952B2 (en) 1987-01-21 1988-01-21 Method for connecting articles such as chip packages without lead wires
GB8821709A GB2208569B (en) 1987-01-21 1988-09-16 Method for connecting leadless chip packages and articles

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US571587A 1987-01-21 1987-01-21
US005,715 1987-01-21

Publications (1)

Publication Number Publication Date
WO1988005428A1 true WO1988005428A1 (en) 1988-07-28

Family

ID=21717338

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US1988/000146 WO1988005428A1 (en) 1987-01-21 1988-01-21 Method for connecting leadless chip packages and articles

Country Status (6)

Country Link
JP (1) JPH0719952B2 (en)
AU (1) AU611127B2 (en)
ES (1) ES2006054A6 (en)
GB (1) GB2208569B (en)
IL (1) IL85008A0 (en)
WO (1) WO1988005428A1 (en)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0352183A1 (en) * 1988-07-20 1990-01-24 Matra Marconi Space France Process for mounting electronic micro components on a support, and intermediate product
EP0369919A1 (en) * 1988-11-14 1990-05-23 International Business Machines Corporation Circuit board with self-supporting connection between sides
GB2283863A (en) * 1993-11-16 1995-05-17 Ibm Direct chip attach module
DE10018415C1 (en) * 2000-04-03 2001-09-27 Schott Glas Connection between sensor terminal and conductor path applied to glass plate uses conductive connection element ultrasonically welded to conductor path
FR2807907A1 (en) * 2000-04-13 2001-10-19 Schott Glas ELECTRICAL CONNECTION BETWEEN A CONNECTION POINT AND A CONDUCTIVE TRACK APPLIED TO A PLATE, PARTICULARLY TO A VITROCERAMIC PLATE
CN102528266A (en) * 2010-12-24 2012-07-04 中国科学院深圳先进技术研究院 Method for welding circuit lead of array element of ultrasonic array ultrasound probe

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2344550A (en) 1998-12-09 2000-06-14 Ibm Pad design for electronic package
US7090098B2 (en) 2004-05-06 2006-08-15 Johnsondiversey, Inc. Metering and dispensing closure

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1252883A (en) * 1967-11-10 1971-11-10
US4225900A (en) * 1978-10-25 1980-09-30 Raytheon Company Integrated circuit device package interconnect means
US4423468A (en) * 1980-10-01 1983-12-27 Motorola, Inc. Dual electronic component assembly

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS53134116A (en) * 1977-04-27 1978-11-22 Toyota Motor Corp Fuel feeder for internal combustion engine
JPS5521148A (en) * 1978-07-31 1980-02-15 Nichicon Capacitor Ltd Method of impregnating electrolytic capacitor
US4320438A (en) * 1980-05-15 1982-03-16 Cts Corporation Multi-layer ceramic package
ZA826825B (en) * 1981-10-02 1983-07-27 Int Computers Ltd Devices for mounting integrated circuit packages on a printed circuit board
DE3328736A1 (en) * 1982-09-17 1984-03-22 Control Data Corp., 55440 Minneapolis, Minn. CIRCUIT BOARD
JPS603141A (en) * 1983-06-20 1985-01-09 Toshiba Corp Circuit board

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1252883A (en) * 1967-11-10 1971-11-10
US4225900A (en) * 1978-10-25 1980-09-30 Raytheon Company Integrated circuit device package interconnect means
US4423468A (en) * 1980-10-01 1983-12-27 Motorola, Inc. Dual electronic component assembly

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0352183A1 (en) * 1988-07-20 1990-01-24 Matra Marconi Space France Process for mounting electronic micro components on a support, and intermediate product
EP0369919A1 (en) * 1988-11-14 1990-05-23 International Business Machines Corporation Circuit board with self-supporting connection between sides
US4996629A (en) * 1988-11-14 1991-02-26 International Business Machines Corporation Circuit board with self-supporting connection between sides
GB2283863A (en) * 1993-11-16 1995-05-17 Ibm Direct chip attach module
DE10018415C1 (en) * 2000-04-03 2001-09-27 Schott Glas Connection between sensor terminal and conductor path applied to glass plate uses conductive connection element ultrasonically welded to conductor path
US6528769B2 (en) 2000-04-03 2003-03-04 Schott Glas Connection of a junction to an electrical conductor track on a plate
FR2807907A1 (en) * 2000-04-13 2001-10-19 Schott Glas ELECTRICAL CONNECTION BETWEEN A CONNECTION POINT AND A CONDUCTIVE TRACK APPLIED TO A PLATE, PARTICULARLY TO A VITROCERAMIC PLATE
CN102528266A (en) * 2010-12-24 2012-07-04 中国科学院深圳先进技术研究院 Method for welding circuit lead of array element of ultrasonic array ultrasound probe

Also Published As

Publication number Publication date
GB2208569A (en) 1989-04-05
IL85008A0 (en) 1988-06-30
GB2208569B (en) 1991-01-30
ES2006054A6 (en) 1989-04-01
AU611127B2 (en) 1991-06-06
AU1184388A (en) 1988-08-10
JPH0719952B2 (en) 1995-03-06
GB8821709D0 (en) 1988-11-16
JPH01501990A (en) 1989-07-06

Similar Documents

Publication Publication Date Title
US4700276A (en) Ultra high density pad array chip carrier
KR950001181B1 (en) Ultra high density pad array chip carrier
EP0863548B1 (en) Mounting assembly of integrated circuit device and method for production thereof
US5386341A (en) Flexible substrate folded in a U-shape with a rigidizer plate located in the notch of the U-shape
US5821762A (en) Semiconductor device, production method therefor, method for testing semiconductor elements, test substrate for the method and method for producing the test substrate
EP0117111B1 (en) Semiconductor device assembly
US4949224A (en) Structure for mounting a semiconductor device
US6653575B2 (en) Electronic package with stacked connections and method for making same
US4417296A (en) Method of connecting surface mounted packages to a circuit board and the resulting connector
US4448306A (en) Integrated circuit chip carrier
KR20010078712A (en) Chip stack and method of making same
JPS62264647A (en) Integrated circuit board employing chip carrier and manufacture of the same
JPS6273650A (en) Electrical part
EP0139431B1 (en) Method of mounting a carrier for a microelectronic silicon chip
US20080029888A1 (en) Solder Interconnect Joints For A Semiconductor Package
WO1988005428A1 (en) Method for connecting leadless chip packages and articles
US6351389B1 (en) Device and method for packaging an electronic device
US4860443A (en) Method for connecting leadless chip package
JPH09298252A (en) Semiconductor package and semiconductor device using the semiconductor package
JPH0230169A (en) Semiconductor device
JPH0219978B2 (en)
JP2001177038A (en) Wiring board with lead pin and electronic component with lead pin
JP2564297B2 (en) Circuit board
JPH05218228A (en) Substrate for electronic component mounting use
JPH07169871A (en) Semiconductor device

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AU GB JP