Classifications

• • G—PHYSICS
  • G06—COMPUTING; CALCULATING OR COUNTING
  • G06F—ELECTRIC DIGITAL DATA PROCESSING
  • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
  • G06F12/02—Addressing or allocation; Relocation
  • G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
  • G06F12/0615—Address space extension
  • G06F12/063—Address space extension for I/O modules, e.g. memory mapped I/O

Definitions

• This invention relates to a microprocessor system comprising a microprocessor forming a central processor unit which is provided with control outputs for memory read, memory write, peripheral device read and peripheral device write, comprising furthermore a memory and a peripheral device provided with read and write control inputs connected to the microprocessor via a data bus, an address bus and a control bus.
• a microprocessor system is described for example in the INTEL 8080 Microcomputer Systems User's Manual, Volume 9, 1975 [see Figures 3-9 in Pages 3-8].
• peripheral device read and peripheral device write outputs of the microprocessor are connected to the corresponding read and write inputs of the memory elements and peripheral devices.
• the microprocessor controls the peripheral devices by means of peripheral device handler instructions created especially for this purpose.
• This solution is disadvantageous in the respect that in the system the peripheral devices performing the same function but having oecessarily different addresses can not be addressed and handled with a single program - hence a peripheral device handler instruction may refer only to a single peripheral device address -, consequently these programs should be multiplicated.
• a further disadvantage is that by means of the peripheral device handler instructions the data are accessible only through a special register, i.e. the so called accumulator register of the microprocessor.
• a further disadvantage lies, on the other hand, in that in this case the peripheral device handler instructions of the microprocessor can not be used at all, therefore the programs containing such types of instructions which programs are developed up to now in a great number - can not be used without modifications.
• These disadvantages restrict to a great extent the usability of such systems, limit their application areas.
• the aim of the present invention is to eliminate these disadvantages.
• a microprocessor system comprises a microprocessor forming the central processor unit provided with memory read and memory write control outputs and peripheral device read and peripheral device write control outputs, comprises furthermore a peripheral device and a memory connected to the microprocessor via data-, address- and control buses and provided with read and write control inputs, said microprocessor system comprises a combination logic circuit provided with a first, second,, third, fourth and fifth inputs and a first and second outputs; the memory read control output of the microprocessor is connected with the second input of the first combination logic circuit and with the read control input of said memory, the memory write control output of the microprocessor is connected with the third input of the first combination logic circuit and with the write control inputof said memory, the peripheral device read control output of the microprocessor is connected with the fourth input of the first combination logic circuit, the peripheral device
• the logic state of the first output of the first logic circuit is identical with the logic OR-relation of the logic states of the second and fourth inputs thereof, and the logic state of the second output thereof is identical with the logic OR-relation of the logic states of the third and fifth outputs thereof, and in the case of the logic "false" state of the first input thereof, the logic state of the first output is identical with the logic state of the fourth input,, the logic state of the second output thereof is identical with the logic state of the fifth input.
• the microprocessor system comprises a second combination logic circuit provided with a first, second and third inputs and a first and second outputs; the first input is connected with at least one address bus line selected from the output address bus lines of the microprocessor, the second input is connected with the memory read control out- put of the microprocessor, the third input is connected with the memory write control output of the microprocessor, the first output is connected with the memory read control input thereof and the second output with the memory write control input; and the second combination logic circuit is constructed - in a manner known in itself - so that in the case of the logic "false" state of the first input thereof the logic state of the first output is identical with the logic state of the second input, and the logic state of the second output is identical with the logic state of the third input,! in the case of the logic "truth" state of the first input, the logic states of the first and second outputs are, independently from the signals applied to the second and third inputs, logic "false'.
• the system according to the invention allows a data transmission between the microprocessor and the peripheral devices during the run time, in accordance with the current demands at any time either in the usual way, or in such a way that the peripheral devices are used as memories, obtaining by this an optimal run time and memory occupation.
• the programs made for known systems can be used in our system as well, in addition, it allows more adaptive programming, also the specific costs are lower.
• the invention will now be described, by way of non-limitative example only, with reference to the accompanying drawing, on which the block-diagram of the microprocessor systen according to the invention is shown.
• the system comprises a microprocessor 1, a memory 2 and a peripheral device 3.
• both the memory 2 and the peripheral device 3 are demonstrated as single units. In practice these consist naturally of several (generally a great number of) units, this fact, however, is beside the mark.
• the microprocessor 1 is provided with data bus lines 11, which are connected with both the data bus lines 21 of the memory 2 and the data bus lines 31 of the peripheral device 3. At the same time the micro processor 1 is provided with output address bus lines 22, which are connected with the input address bus lines 22 of the memory 2 and with the input address bus lines 32 of the peripheral device 3.
• an arbitrarily selected address bus line 13 is connected with a first input 43 of a first combination logic circuit 4 and with a first in put 53 of a second combination logic circuit 5.
• the microprocessor 1 is provided with a memory read control output 14, a memory write control output 15, a peripheral device read control output 16 and a peripheral device write control output 17, these are partsof the control bus lines of the microprocessor 1, the peripheral device 3, the first combination logic circuit 4 and the second combination logic circuit 5.
• the output 14 is connected to the input 56 of the second combination logic circuit 5 and to the second input 44 of the first combination logic circuit 4.
• the output 15 is connected to the third input 57 of the second combination logic circuit 5 and to the third input 45 of the first combination logic circuit 4.
• the output 16 is connected to the fourth input 48 of the first combination logic circuit 4, the output 17 to the fifth input 49 of the first combination logic circuit 4.
• the microprocessor 1 is constructed so that, at the same time,, only one of the outputs 14, 15, 16 and 17 thereof can be in logic "true" state.
• the memory 2 is provided with a read control input 24 and a write control input 25.
• the input 24 is connected to the first output 54 of the second combination logic circuit 5, the input 25 is connected to the second input 55 of the second combination logic circuit 5.
• the peripheral device 3 is provided with a read control input 36 and a write control input 37.
• the input 36 is connected to the first output 46 of the first combination logic circuit 4 and the input 37 to the second output 47 of the first combination logic circuit 4.
• the microprocessor system according to the present invention is different from the known systems in the usage of the first combination logic circuit 4 and the second combination logic circuit 5, i.e. in the structure of the connection thereof with the microprocessor 1, the memory 2 and the peripheral device 3.
• the data tra nsmission via the data bus lines 11, 21 and 31 of the microprocessor system is carried out in the usual way, and the status of the address bus lines 12, 22 and 32 define too in the usual way the numeric identi ⁇ fiersof the elements in the system, i.e. the addresses thereof.
• the logic "true” state of the selected output address line 13 of the microprocessor 1 disables via the first input 53 of the second combination logic circuit 5 the appearance of the signals of the second input 56 and the third input 57 of the second combination logic circuit on the first output 54 and time the same/ the second output 55, at the same selected address line 13 enables via the first input 43 of the first combination logic circuit 4 the appearance of the signals of the second input 44 and the third input 45 on the first output 46 and the second output 47.
• the signals of the fourth input 48 and the fifth input 49 of the first combination logic circuit 4 appears in any case, independently from the logic state of the selected address bus line 13, on the first output 46 and the second output 47.
• the microprocessor controls the peripheral device 3 so that besides the input/output instructions memory reference instructions referring to addresses, on which the logic state of the selected address bus line 13 is "true", are also effective.
• the logic state of the selected output address bus line 13 of the microprocessor is "true"
• the system is capable to transfer data between the microprocessor 1 and the memory 2 and peripheral device 3 in the usual way.

Landscapes

• Engineering & Computer Science (AREA)
• Theoretical Computer Science (AREA)
• Physics & Mathematics (AREA)
• General Engineering & Computer Science (AREA)
• General Physics & Mathematics (AREA)
• Microcomputers (AREA)
• Exchange Systems With Centralized Control (AREA)
• Logic Circuits (AREA)
• Multi Processors (AREA)
• Organic Low-Molecular-Weight Compounds And Preparation Thereof (AREA)
• Bus Control (AREA)

Priority Applications (2)

Applications Claiming Priority (2)

Publications (1)

Family

ID=10947825

Family Applications (1)

Country Status (12)

Citations (3)

Family Cites Families (2)

• 1980
  • 1980-01-17 HU HU808083A patent/HU180118B/hu not_active IP Right Cessation
• 1981
  • 1981-01-06 BG BG8150333A patent/BG33438A3/xx unknown
  • 1981-01-09 CS CS81196A patent/CS244660B2/cs unknown
  • 1981-01-12 EP EP81900224A patent/EP0050116B1/en not_active Expired
  • 1981-01-12 DE DE8181900224T patent/DE3170453D1/de not_active Expired
  • 1981-01-12 US US06/305,627 patent/US4486825A/en not_active Expired - Fee Related
  • 1981-01-12 AT AT81900224T patent/ATE13365T1/de not_active IP Right Cessation
  • 1981-01-12 WO PCT/HU1981/000001 patent/WO1981002071A1/en active IP Right Grant
  • 1981-01-15 DD DD81227031A patent/DD157372A5/de unknown
  • 1981-01-16 PL PL1981229243A patent/PL139196B1/pl unknown
  • 1981-09-16 SU SU813334252A patent/SU1172455A3/ru active
• 1982
  • 1982-02-17 RO RO106657A patent/RO86481B/ro unknown

Patent Citations (3)

Also Published As

Similar Documents

Legal Events