USRE38819E1 - Surface discharge type plasma display panel divided into a plurality of sub-screens - Google Patents

Surface discharge type plasma display panel divided into a plurality of sub-screens Download PDF

Info

Publication number
USRE38819E1
USRE38819E1 US09/951,749 US95174901A USRE38819E US RE38819 E1 USRE38819 E1 US RE38819E1 US 95174901 A US95174901 A US 95174901A US RE38819 E USRE38819 E US RE38819E
Authority
US
United States
Prior art keywords
electrodes
partial
sustain
border line
address electrodes
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US09/951,749
Inventor
Seiki Kuroki
Nguyen Thanh Nhan
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Maxell Holdings Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to US09/951,749 priority Critical patent/USRE38819E1/en
Priority to US10/453,488 priority patent/US7027012B2/en
Publication of USRE38819E1 publication Critical patent/USRE38819E1/en
Application granted granted Critical
Assigned to HITACHI, LTD. reassignment HITACHI, LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: FUJITSU LIMITED
Priority to US11/320,731 priority patent/US7495636B2/en
Assigned to HITACHI PLASMA PATENT LICENSING CO., LTD. reassignment HITACHI PLASMA PATENT LICENSING CO., LTD. TRUST AGREEMENT REGARDING PATENT RIGHTS, ETC. DATED JULY 27, 2005 AND MEMORANDUM OF UNDERSTANDING REGARDING TRUST DATED MARCH 28, 2007 Assignors: HITACHI LTD.
Priority to US12/371,401 priority patent/US8044888B2/en
Assigned to HITACHI CONSUMER ELECTRONICS CO., LTD. reassignment HITACHI CONSUMER ELECTRONICS CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: HITACHI PLASMA PATENT LICENSING CO., LTD.
Assigned to HITACHI MAXELL, LTD. reassignment HITACHI MAXELL, LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: HITACHI CONSUMER ELECTRONICS CO, LTD., HITACHI CONSUMER ELECTRONICS CO., LTD.
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01JELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J11/00Gas-filled discharge tubes with alternating current induction of the discharge, e.g. alternating current plasma display panels [AC-PDP]; Gas-filled discharge tubes without any main electrode inside the vessel; Gas-filled discharge tubes with at least one main electrode outside the vessel
    • H01J11/20Constructional details
    • H01J11/22Electrodes, e.g. special shape, material or configuration
    • H01J11/26Address electrodes
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/28Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels
    • G09G3/288Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels
    • G09G3/291Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels controlling the gas discharge to control a cell condition, e.g. by means of specific pulse shapes
    • G09G3/293Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels controlling the gas discharge to control a cell condition, e.g. by means of specific pulse shapes for address discharge
    • G09G3/2932Addressed by writing selected cells that are in an OFF state
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01JELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J11/00Gas-filled discharge tubes with alternating current induction of the discharge, e.g. alternating current plasma display panels [AC-PDP]; Gas-filled discharge tubes without any main electrode inside the vessel; Gas-filled discharge tubes with at least one main electrode outside the vessel
    • H01J11/10AC-PDPs with at least one main electrode being out of contact with the plasma
    • H01J11/12AC-PDPs with at least one main electrode being out of contact with the plasma with main electrodes provided on both sides of the discharge space
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01JELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J11/00Gas-filled discharge tubes with alternating current induction of the discharge, e.g. alternating current plasma display panels [AC-PDP]; Gas-filled discharge tubes without any main electrode inside the vessel; Gas-filled discharge tubes with at least one main electrode outside the vessel
    • H01J11/20Constructional details
    • H01J11/22Electrodes, e.g. special shape, material or configuration
    • H01J11/32Disposition of the electrodes
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00Command of the display device
    • G09G2310/02Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0202Addressing of scan or signal lines
    • G09G2310/0221Addressing of scan or signal lines with use of split matrices
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00Control of display operating conditions
    • G09G2320/02Improving the quality of display appearance
    • G09G2320/0209Crosstalk reduction, i.e. to reduce direct or indirect influences of signals directed to a certain pixel of the displayed image on other pixels of said image, inclusive of influences affecting pixels in different frames or fields or sub-images which constitute a same image, e.g. left and right images of a stereoscopic display
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/28Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels
    • G09G3/288Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels
    • G09G3/291Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels controlling the gas discharge to control a cell condition, e.g. by means of specific pulse shapes
    • G09G3/294Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels controlling the gas discharge to control a cell condition, e.g. by means of specific pulse shapes for lighting or sustain discharge
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01JELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J2211/00Plasma display panels with alternate current induction of the discharge, e.g. AC-PDPs
    • H01J2211/20Constructional details
    • H01J2211/22Electrodes
    • H01J2211/32Disposition of the electrodes
    • H01J2211/323Mutual disposition of electrodes

Definitions

  • This invention relates to an AC type plasma display panel, referred to hereinafter as a PDP, of matrix formation, particularly to a PDP having a screen which is divided into a plurality of sub-screens.
  • FIG. 1 schematically illustrating a plan view of the electrode configuration
  • FIG. 2 schematically illustrating a decomposition perspective view of the internal structure.
  • Prior art PDP 80 includes a plurality of electrode pairs 12 j of first and second sustain electrodes Xj & Yj in parallel with each other and extending straight, both of which may be called main electrodes, and a plurality of address electrodes Aj in straight and orthogonal to first and second sustain electrodes Xj & Yj.
  • Each electrode pair 12 j corresponds to a single line of the matrix formation, and each address electrode Aj corresponds to a single row. That is, an area E 1 where the sustain electrodes and the address electrodes intersect each other is a displaying area, referred to hereinafter as a screen.
  • a non-lighting area E 2 In the periphery of the screen is provided a non-lighting area E 2 of a predetermined width in order to be free from an effect of a gas degased from sealant to seal the two glass substrates 11 j and 21 j.
  • a prior art PDP 80 is constituted with a front glass substrate 11 j, first and second sustain electrodes Xj & Yj, a dielectric layer 17 j for an AC drive, a protection layer 18 j, a back glass substrate 21 j, address electrodes Aj, separator walls 29 j and fluorescent material layers 28 j for a full-color display.
  • a discharge space 30 j therein is divided into each subpixel EU along a line direction, that is, a direction along which sustain electrodes Xj & Yj extend, by separator wall 29 j, which also determines a gap between the substrates.
  • First and second sustain electrodes Xj & Yj are arranged on an inner surface of back glass substrate 21 j, and each of which is formed of a wide transparent electrically conductive film 41 j and a metal film 42 j thereon for securing a good electrical conductivity.
  • Transparent electrically conductive film 41 j is patterned belt-like wider than metal film 42 j so that a surface discharge may expand.
  • Fluorescent material layer 28 j is coated between each separator wall 29 j on back glass substrate 21 j in order to reduce an ion bombardment, and emits a light by a local excitation of ultraviolet rays generated in the surface discharge.
  • the visible radiations emitted from the surface of fluorescent layer 28 j i.e. the surface to face the discharge space, the light which can penetrate through glass substrate 11 j becomes a display light.
  • Pixel, i.e. picture element, EG of the screen matrix includes three sub-pixels EU which line up along the line direction, where the lighting colors of the three sub-pixels EU are mutually different as denoted with R, G and B, so that each color to be displayed of a single pixel is determined by the combination of the basic R, G and B.
  • the pattern arrangement of separator walls 29 j is so-called a stripe pattern, where the part which corresponds to each row in discharge space 30 extends in the row direction continuously to cross over all the lines.
  • the emitting color of sub-pixels EU in each row is identical.
  • Second sustain electrode Yj of the electrode pair 12 j and address electrode Aj are used for selecting, i.e. addressing, a pixel EU to light or not to light. That is, a screen scanning is performed sequentially line by line by applying a scan pulse onto sequential one of n second sustain electrodes Yj, where n indicates the quantity of the lines, and a predetermined electrically charged state is formed in the selected cell of each row by an opposing discharge, i.e. an address discharge, generated between the second sustain electrode Yj and an address electrode Aj selected in accordance with the contents to be displayed.
  • an opposing discharge i.e. an address discharge
  • a surface discharge i.e. a sustain discharge, takes place in the cell in which wall charges of a predetermined amount remaining at the end of the addressing operation.
  • the period required for the addressing operation becomes longer.
  • a single frame that is a period for displaying a single picture, is unalterable. Accordingly, the longer the addressing period becomes, the shorter the time length allocatable to the sustain period becomes, resulting in inadequate brightness of the display. Moreover, the gradation display by dividing the frame become difficult.
  • FIG. 3B schematically illustrates a cross-sectional view of the electrode structure cut along b—b of FIG. 3 A.
  • Display screen E 1 is divided into two partial screens E 11 and E 12 .
  • partial address electrodes A 1 j and A 2 j are provided in each of partial screens E 11 and E 12 .
  • a 1 j and A 2 j are provided in each of partial screens E 11 and E 12 .
  • Clearance Dj between two partial address electrodes A 1 j and A 2 j respectively of first and second partial screens E 11 and E 12 is chosen narrower than the electrode clearance d between two lines.
  • first partial address electrode A 1 can always cross over the last second sustain electrode Yn, so that an address discharge can certainly take place between first partial address electrode A 1 and the last second sustain electrode Yn of the first partial screen.
  • a surface-discharge type plasma display panel includes: a plurality of main electrode pairs formed of first and second sustain electrodes arranged upon a first substrate, each extending along a line direction, the first and second sustain electrodes are in parallel and adjacent to each other.
  • the display panel further includes a plurality of address electrodes arranged upon a second substrate opposing the first substrate via a discharge space, each extending along a row direction, a matrix corresponding to a screen to be displayed is formed with the main electrodes and address electrodes, the address electrodes are orthogonal to the main electrodes, each of the address electrode is divided into, for example two partial address electrodes separated from each other by a border line located between adjacent main electrode pairs, whereby the screen is divided into two partial screens, wherein a first clearance between the partial address electrodes is substantially larger than a second clearance between main electrode pair adjacent across the border line.
  • the arrangement order of the first and second sustain electrodes may preferably be such that first sustain electrodes of the first and second partial screens face each other via the border line, and the partial address electrodes may not cross over the first sustain electrodes nearest may not cross over the first sustain electrodes nearest to the border line.
  • FIG. 1 schematically illustrates an electrode configuration of a prior art PDP
  • FIG. 2 schematically illustrates a decomposition perspective view of the prior art PDP
  • FIGS. 3A and 3B schematically illustrate an electrode configuration and a cross-sectional view of the electrode structure of the prior art PDP having two partial screens;
  • FIG. 4 schematically illustrates an electrode configuration of the electrode structure of a first preferred embodiment of the present invention, having two partial screens;
  • FIG. 5 schematically illustrates a cross-sectional view of the electrode structure of the first preferred embodiment of the present invention
  • FIG. 6 schematically illustrates a timing chart of voltages applied to the PDP of the present invention.
  • FIG. 7 schematically illustrates a cross-sectional view of the electrode structure of the second preferred embodiment of the present invention.
  • FIG. 4 schematically illustrating electrode configuration of a PDP
  • FIG. 5 schematically illustrates a cross-sectional cut view of a PDP of the present invention.
  • PDP 4 is a surface discharge type PDP in which a single line is formed of a pair of first and second sustain electrodes X and Y, each in parallel and straight.
  • the screen E 1 is divided into two partial screens, that is first partial screen E 11 and a second partial screen E 12 , in the row direction.
  • the quantity of lines of the entire screen E 1 is 2n, where the quantity of lines of each partial screen E 11 and E 12 is n.
  • On each row of first partial screen E 11 is provided with a first partial address electrode A 1
  • each row of second partial screen E 12 is provided with a second partial address electrode A 1 .
  • a single pair of first and second address electrodes A 1 and A 2 aligned along a single row forms a single address electrode A which corresponds to the single row.
  • First address electrodes A 1 are led out to a first side at first ends of the address electrodes, and second address electrodes A 2 are led out to a second side, opposite from the first side, at second ends of the address electrodes.
  • First sustain electrodes X are led out to a first side of first glass substrate 11 at first ends of the lines, and second sustain electrodes Y are led out to a second side opposite from the first side.
  • first sustain electrodes X and totally 2n second sustain electrodes Y are arranged along the row direction symmetrically with respect to the border line DL of first partial screen E 11 and second partial screen E 12 so that Xn-th and Xn+1 the first sustain electrodes Xn and Xn+1 are facing each other across the border line DL.
  • first partial screen E 11 are alternately arranged second and first sustain electrodes Y and X from the top of the first partial screen to the border line in the order of Y 1 , X 1 . . .
  • first and second sustain electrodes X and Y from the border line DL to the bottom of the second partial screen in the order of Xn+1, Yn+1 . . . X 2 n and Y 2 n, where the order is opposite to that in the first partial screen E 1 .
  • Each of first address electrodes A 1 in first partial screen E 11 crosses over all of n second sustain electrodes Y 1 ⁇ Yn and all of (n ⁇ 1), first sustain electrodes X 1 ⁇ Xn ⁇ 1 excluding the last one Xn adjacent to the border line DL.
  • each of second address electrodes A 2 in second partial screen E 12 cross over all of n second sustain electrodes Yn+1 ⁇ Y 2 n and all of (n ⁇ 1) first sustain electrodes Xn+2 ⁇ X 2 n excluding the first one Xn+1 adjacent to the border line DL.
  • First and second sustain electrodes X and Y are arranged on an inner surface of front glass substrate 11 , and respectively formed of a transparent electrically conductive film 41 and a metal film 42 thereon as shown in FIG. 5 .
  • a protection layer 18 formed of MgO, magnesium oxide.
  • First and second partial address electrodes A 1 and A 2 are arranged on an inner surface of back glass substrate 21 and is coated with an insulating layer 24 .
  • separator walls which is not shown in the figure, and a fluorescent material layer 28 .
  • Each separator wall separates discharge space 30 into each subpixel along the line direction, and also acts to keep the height of the discharge space 30 uniform.
  • the separator wall structure and the layout pattern of the fluorescent material layer of PDP 1 are identical to those of the prior art structure shown in FIG. 3 .
  • the addressing operation is first carried out by generating a discharge in a direction along the thickness of the glass substrates, referred to hereinafter as an opposing discharge, between second sustain electrode Y and first partial address electrode A 1 in first partial screen E 11 , and between second sustain electrode Y 2 and second partial address electrode A in second partial screen E 12 .
  • FIG. 6 schematically illustrates waveforms of the applied voltages.
  • a single field corresponds to a single frame.
  • an interface format such as of a television
  • Reset period TR is such that in order to be free from an influence of the previous lighting state the wall charges in the first and second partial screen E 11 and E 12 are all erased; i.e. an entire erasing is performed.
  • a writing pulse PW is applied to all of first sustain electrodes X, and concurrently a pulse Paw having the same polarity as the first sustain electrodes X is applied to all of first and second partial address electrodes A 1 & A 2 .
  • strong surface discharges take place at all the lines so as to once accumulate the wall charges on dielectric layer 17 .
  • a so-called self-discharge by the wall discharges takes place whereby the wall charges on the dielectric layer 17 disappear.
  • the pulse Paw is in order to suppress a discharge between the address electrodes A and the first sustain electrodes X, accordingly, to suppress an accumulation of wall charges on the back glass substrate.
  • Address period TA is a period during which a line-sequential addressing operation is performed.
  • First sustain electrodes X are applied with a potential Vax positive with respect to the earth potential, for example 50 V.
  • All the second sustain electrodes Y are applied with a negative potential Vsc with respect to the earth potential, for instance ⁇ 70V.
  • an address pulse Pa of positive polarity having a peak value Va for instance, 60V
  • first & second partial address electrode A 1 & A 2 associated with a display cell to be lit, respectively.
  • an address discharge takes place between second sustain electrode Y and first and second partial address electrodes A 1 or A 2 .
  • No discharge takes place between first sustain electrode X and first or second partial address electrodes A 1 or A 2 because thus selected first sustain electrode X is applied with a potential Vax having the polarity of the address pulse Pa so as to keep the potential difference between the first sustain electrode X and address electrode A lower than the discharge firing voltage therebetween.
  • all address electrodes A are applied with a positive potential of, for instance, +Vs/2, and at the beginning a sustain pulse Ps of positive polarity having a peak value Vs, for example 195 V, which is higher than the surface discharge firing voltage between first and second sustain electrodes X and Y in consideration of the effect of the wall charges is applied to all second sustain electrodes Y.
  • the sustain pulse Ps is applied alternately onto first sustain electrodes X and second sustain electrodes Y.
  • the surface discharges take place in the cells that have accumulated the wall charge during address period TA.
  • FIG. 7 schematically illustrating a cross-sectional cut view of a PDP 2 wherein functional elements having the same function as FIG. 5 are denoted with the same numerals.
  • Feature of the structure of PDP 2 is in that a line separator wall 35 is provided on border line DL of first partial screen E 11 and second partial screen E 12 .
  • Line separator wall 35 extends as long as the entire length of the lines of the display screen E 1 , and divides discharge space 30 into two along the row direction. Line separator wall 35 prevents the interference of the discharges between first partial screen E 11 and second partial screen E 12 .
  • Line separator wall 35 is fabricated concurrently to at the time when separator wall 29 , to determine each sub-pixel shown in FIG. 6 2 , is fabricated. Line separator wall 35 has not always to contact the inner surface of front glass substrate.
  • the interference between adjacent partial screens can be prevented.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Plasma & Fusion (AREA)
  • Chemical & Material Sciences (AREA)
  • Materials Engineering (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Gas-Filled Discharge Tubes (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)

Abstract

A surface-discharge type PDP includes plural electrode pairs formed of first and second sustain electrodes arranged on a first substrate. Each pair extends along a line direction, and the first and second sustain electrodes are in parallel and adjacent to each other. Plural address electrodes arranged on a second substrate opposing the first substrate via a discharge space, each extending along a row direction, a matrix corresponding to a screen to be displayed is formed with the main electrodes and address electrodes, the address electrodes are orthogonal to the main electrodes, each of the address electrode is divided into, for example two partial address electrodes separated from each other by a border line located between adjacent main electrode pairs, whereby the screen is divided into two partial screens, wherein a first clearance between the partial address electrodes is substantially larger than a second clearance between main electrode pair adjacent across the border line. The arrangement order of the first and second sustain electrodes may preferably be such that first sustain electrodes of the first and second partial screens face each other via the border line, and the partial address electrodes may not cross over the first sustain electrodes nearest to the border line.

Description

BACKGROUND OF THE INVENTION
1. Field of the Invention
This invention relates to an AC type plasma display panel, referred to hereinafter as a PDP, of matrix formation, particularly to a PDP having a screen which is divided into a plurality of sub-screens.
2. Description of the Related Arts
A prior art surface discharge type PDP is hereinafter described with reference to FIG. 1 schematically illustrating a plan view of the electrode configuration, and FIG. 2 schematically illustrating a decomposition perspective view of the internal structure.
Prior art PDP 80 includes a plurality of electrode pairs 12j of first and second sustain electrodes Xj & Yj in parallel with each other and extending straight, both of which may be called main electrodes, and a plurality of address electrodes Aj in straight and orthogonal to first and second sustain electrodes Xj & Yj. Each electrode pair 12j corresponds to a single line of the matrix formation, and each address electrode Aj corresponds to a single row. That is, an area E1 where the sustain electrodes and the address electrodes intersect each other is a displaying area, referred to hereinafter as a screen. In the periphery of the screen is provided a non-lighting area E2 of a predetermined width in order to be free from an effect of a gas degased from sealant to seal the two glass substrates 11j and 21j.
As shown in FIG. 2, a prior art PDP 80 is constituted with a front glass substrate 11j, first and second sustain electrodes Xj & Yj, a dielectric layer 17j for an AC drive, a protection layer 18j, a back glass substrate 21j, address electrodes Aj, separator walls 29j and fluorescent material layers 28j for a full-color display. A discharge space 30j therein is divided into each subpixel EU along a line direction, that is, a direction along which sustain electrodes Xj & Yj extend, by separator wall 29j, which also determines a gap between the substrates.
First and second sustain electrodes Xj & Yj are arranged on an inner surface of back glass substrate 21j, and each of which is formed of a wide transparent electrically conductive film 41j and a metal film 42j thereon for securing a good electrical conductivity. Transparent electrically conductive film 41j is patterned belt-like wider than metal film 42j so that a surface discharge may expand.
Fluorescent material layer 28j is coated between each separator wall 29j on back glass substrate 21j in order to reduce an ion bombardment, and emits a light by a local excitation of ultraviolet rays generated in the surface discharge. Among the visible radiations emitted from the surface of fluorescent layer 28j, i.e. the surface to face the discharge space, the light which can penetrate through glass substrate 11j becomes a display light.
Pixel, i.e. picture element, EG of the screen matrix includes three sub-pixels EU which line up along the line direction, where the lighting colors of the three sub-pixels EU are mutually different as denoted with R, G and B, so that each color to be displayed of a single pixel is determined by the combination of the basic R, G and B. The pattern arrangement of separator walls 29j is so-called a stripe pattern, where the part which corresponds to each row in discharge space 30 extends in the row direction continuously to cross over all the lines. The emitting color of sub-pixels EU in each row is identical.
Second sustain electrode Yj of the electrode pair 12j and address electrode Aj are used for selecting, i.e. addressing, a pixel EU to light or not to light. That is, a screen scanning is performed sequentially line by line by applying a scan pulse onto sequential one of n second sustain electrodes Yj, where n indicates the quantity of the lines, and a predetermined electrically charged state is formed in the selected cell of each row by an opposing discharge, i.e. an address discharge, generated between the second sustain electrode Yj and an address electrode Aj selected in accordance with the contents to be displayed. After the addressing operation is thus performed, upon an application of the sustain pulses of a predetermined peak value alternately onto first and second sustain electrodes Xj & Yj a surface discharge, i.e. a sustain discharge, takes place in the cell in which wall charges of a predetermined amount remaining at the end of the addressing operation.
In performing the addressing operation according to the above-described line-scanning, if the quantity of the lines are increased so as to meet a requirement to enhance the screen size or to accomplish a higher resolution, the period required for the addressing operation becomes longer. However, a single frame, that is a period for displaying a single picture, is unalterable. Accordingly, the longer the addressing period becomes, the shorter the time length allocatable to the sustain period becomes, resulting in inadequate brightness of the display. Moreover, the gradation display by dividing the frame become difficult.
Therefore, it has been measured to divide screen E1 along the row direction, that is, along upper and lower direction of FIG. 1 into plural partial screens in each of which the addressing operation is concurrently performed. Then, address electrodes Aj are divided into each partial screen too. Dividing of the display screen into two partial screens allows the period required for the addressing operation to reduce to a half.
However, in dividing all the sustain electrode pairs simply into two partial screens, there is a problem in that an erroneous discharge may take place across the border line where the second sustain electrode Y of the first sub-screen E11 faces the first sustain electrodes of the next line of the next partial screen E12.
This problem is hereinafter described in detail with reference to FIGS. 3A and 3B. FIG. 3B schematically illustrates a cross-sectional view of the electrode structure cut along b—b of FIG. 3A. Display screen E1 is divided into two partial screens E11 and E12. In each of partial screens E11 and E12 are provided partial address electrodes A1j and A2j, respectively, symmetric with respect to the border line DL. However, in practically sealing the two glass substrates the symmetry may be somewhat deviated. Clearance Dj between two partial address electrodes A1j and A2j respectively of first and second partial screens E11 and E12 is chosen narrower than the electrode clearance d between two lines. This is in order to keep properly the positional relation between second sustain electrode Y and partial address electrode A, even in the case where the symmetry is deteriorated due to a miss-alignment of the facing two glass substrates during the sealing operation, that is, the end of first partial address electrode A1 can always cross over the last second sustain electrode Yn, so that an address discharge can certainly take place between first partial address electrode A1 and the last second sustain electrode Yn of the first partial screen.
However, in the case where addressing operation is performed concurrently for two partial screens E11 and E12, when addressing discharge is generated only in one of the partial screens there is generated a potential different between two partial address electrodes A1jn and A2jn. Accordingly, the narrower the clearance Dj is, the more likely an erroneous discharge, or an interference, generates between two partial address electrodes A1j and A2j or between a second sustain electrode Yjn and a second partial address electrode A2jn+1 of second partial screen.
SUMMARY OF THE INVENTION
It is a general object of the invention to prevent an erroneous discharge, i.e. an interference, across a border line of the divided screens in attempting a high speed addressing operation by dividing a screen.
A surface-discharge type plasma display panel includes: a plurality of main electrode pairs formed of first and second sustain electrodes arranged upon a first substrate, each extending along a line direction, the first and second sustain electrodes are in parallel and adjacent to each other. The display panel further includes a plurality of address electrodes arranged upon a second substrate opposing the first substrate via a discharge space, each extending along a row direction, a matrix corresponding to a screen to be displayed is formed with the main electrodes and address electrodes, the address electrodes are orthogonal to the main electrodes, each of the address electrode is divided into, for example two partial address electrodes separated from each other by a border line located between adjacent main electrode pairs, whereby the screen is divided into two partial screens, wherein a first clearance between the partial address electrodes is substantially larger than a second clearance between main electrode pair adjacent across the border line. The arrangement order of the first and second sustain electrodes may preferably be such that first sustain electrodes of the first and second partial screens face each other via the border line, and the partial address electrodes may not cross over the first sustain electrodes nearest may not cross over the first sustain electrodes nearest to the border line.
The above-mentioned features and advantages of the present invention, together with other objects and advantages, which will become apparent, will be more fully described hereinafter, with references being made to the accompanying drawings which form a part hereof, wherein like numerals refer to like parts throughout.
A BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 schematically illustrates an electrode configuration of a prior art PDP;
FIG. 2 schematically illustrates a decomposition perspective view of the prior art PDP;
FIGS. 3A and 3B schematically illustrate an electrode configuration and a cross-sectional view of the electrode structure of the prior art PDP having two partial screens;
FIG. 4 schematically illustrates an electrode configuration of the electrode structure of a first preferred embodiment of the present invention, having two partial screens;
FIG. 5 schematically illustrates a cross-sectional view of the electrode structure of the first preferred embodiment of the present invention;
FIG. 6 schematically illustrates a timing chart of voltages applied to the PDP of the present invention; and
FIG. 7 schematically illustrates a cross-sectional view of the electrode structure of the second preferred embodiment of the present invention.
DESCRIPTION OF THE PREFERRED EMBODIMENT
A preferred embodiment of the present invention is hereinafter described with reference to FIG. 4 schematically illustrating electrode configuration of a PDP, and FIG. 5 schematically illustrates a cross-sectional cut view of a PDP of the present invention.
PDP 4 is a surface discharge type PDP in which a single line is formed of a pair of first and second sustain electrodes X and Y, each in parallel and straight. The screen E1 is divided into two partial screens, that is first partial screen E11 and a second partial screen E12, in the row direction. The quantity of lines of the entire screen E1 is 2n, where the quantity of lines of each partial screen E11 and E12 is n. On each row of first partial screen E11 is provided with a first partial address electrode A1, and on each row of second partial screen E12 is provided with a second partial address electrode A1. A single pair of first and second address electrodes A1 and A2 aligned along a single row forms a single address electrode A which corresponds to the single row. First address electrodes A1 are led out to a first side at first ends of the address electrodes, and second address electrodes A2 are led out to a second side, opposite from the first side, at second ends of the address electrodes. First sustain electrodes X are led out to a first side of first glass substrate 11 at first ends of the lines, and second sustain electrodes Y are led out to a second side opposite from the first side.
Totally 2n first sustain electrodes X and totally 2n second sustain electrodes Y are arranged along the row direction symmetrically with respect to the border line DL of first partial screen E11 and second partial screen E12 so that Xn-th and Xn+1 the first sustain electrodes Xn and Xn+1 are facing each other across the border line DL. In other words, in the first partial screen E11 are alternately arranged second and first sustain electrodes Y and X from the top of the first partial screen to the border line in the order of Y1, X1 . . . Xn−1, Yn−1, Xn; while in the second partial screen E12 are alternately arranged first and second sustain electrodes X and Y from the border line DL to the bottom of the second partial screen in the order of Xn+1, Yn+1 . . . X2n and Y2n, where the order is opposite to that in the first partial screen E1. Each of first address electrodes A1 in first partial screen E11 crosses over all of n second sustain electrodes Y1−Yn and all of (n−1), first sustain electrodes X1−Xn−1 excluding the last one Xn adjacent to the border line DL. In the similar way, each of second address electrodes A2 in second partial screen E12 cross over all of n second sustain electrodes Yn+1−Y2n and all of (n−1) first sustain electrodes Xn+2−X2n excluding the first one Xn+1 adjacent to the border line DL.
First and second sustain electrodes X and Y are arranged on an inner surface of front glass substrate 11, and respectively formed of a transparent electrically conductive film 41 and a metal film 42 thereon as shown in FIG. 5. Upon a dielectric layer 17 covering first and second sustain electrodes X and Y is vapor-deposited a protection layer 18 formed of MgO, magnesium oxide. First and second partial address electrodes A1 and A2 are arranged on an inner surface of back glass substrate 21 and is coated with an insulating layer 24. Upon insulating layer 24 are provided separator walls, which is not shown in the figure, and a fluorescent material layer 28. Each separator wall separates discharge space 30 into each subpixel along the line direction, and also acts to keep the height of the discharge space 30 uniform. The separator wall structure and the layout pattern of the fluorescent material layer of PDP 1 are identical to those of the prior art structure shown in FIG. 3.
In performing the display, the addressing operation is first carried out by generating a discharge in a direction along the thickness of the glass substrates, referred to hereinafter as an opposing discharge, between second sustain electrode Y and first partial address electrode A1 in first partial screen E11, and between second sustain electrode Y2 and second partial address electrode A in second partial screen E12.
A clearance D between first partial address electrode A1 of first partial screen E11 and second partial address electrode A2 of second partial screen E12 is chosen longer than the sum of twice of the width w of first sustain electrode X and a clearance d, typically 430 μm, between two first sustain electrodes Xn & Xn+1 across the border line DL, and shorter than a clearance dy between two nearest second sustain electrodes Yn & Yn+1 across the border line DL, that is 2w+d<D<2w+d+2g=dy, where g indicates a clearance between the paired first and second sustain electrodes X and Y. These dimensional conditions are such that clearance D between address electrodes A1 & A2, respectively of the first and second partial screens, allow the address electrodes to cover second sustain electrodes Yn and Yn+1 to which the address discharge has to certainly performed, however, not to cross over the first sustain electrodes Xn and Xn+1 to which no discharge be generated from the address electrodes A. Thus, the clearance D between address electrodes A1 & A2 is adequately wide to keep address electrode An & An+1 away from the second sustain electrode Yn+1 & Yn of the opposite partial screen. Therefore, in PDP of the present invention more hardly takes place the erroneous discharge occurs less frequently than in the prior art PDP, that is, there is no interference between two partial screens.
A typical driving method of PDP 1 is hereinafter described. FIG. 6 schematically illustrates waveforms of the applied voltages. A single field corresponds to a single frame. However, in reproducing a screen, i.e. a scene, scanned by an interface format, such as of a television, two fields are used in displaying a single screen.
In order to achieve a gradation display, a single field is divided into a plurality, for example six to eight, a sub-fields. Each sub-field contains a reset period TR, an address period TA and a sustain period TS. Quantity of lightings in the sustain period TS is predetermined so as to appropriately weight the brightness. Accordingly, each sub-field corresponds to a display period of a certain gradation level.
Reset period TR is such that in order to be free from an influence of the previous lighting state the wall charges in the first and second partial screen E11 and E12 are all erased; i.e. an entire erasing is performed. A writing pulse PW is applied to all of first sustain electrodes X, and concurrently a pulse Paw having the same polarity as the first sustain electrodes X is applied to all of first and second partial address electrodes A1 & A2. In response to the rise of the writing pulse strong surface discharges take place at all the lines so as to once accumulate the wall charges on dielectric layer 17. However, in response to the fall of the writing pulse a so-called self-discharge by the wall discharges takes place whereby the wall charges on the dielectric layer 17 disappear. The pulse Paw is in order to suppress a discharge between the address electrodes A and the first sustain electrodes X, accordingly, to suppress an accumulation of wall charges on the back glass substrate.
Address period TA is a period during which a line-sequential addressing operation is performed. First sustain electrodes X are applied with a potential Vax positive with respect to the earth potential, for example 50 V. All the second sustain electrodes Y are applied with a negative potential Vsc with respect to the earth potential, for instance −70V.
Under such a condition, each line in each partial screen E11 & E12 is sequentially selected one by one, for example, beginning from each top line by applying thereto a scanning pulse Py of the negative polarity, for instance, −170V.
Concurrent to the selection of the line, an address pulse Pa of positive polarity having a peak value Va, for instance, 60V, is applied to specific first & second partial address electrode A1 & A2, associated with a display cell to be lit, respectively. At the display cell on the selected line, and to which address pulse Pa is applied, an address discharge takes place between second sustain electrode Y and first and second partial address electrodes A1 or A2. No discharge takes place between first sustain electrode X and first or second partial address electrodes A1 or A2 because thus selected first sustain electrode X is applied with a potential Vax having the polarity of the address pulse Pa so as to keep the potential difference between the first sustain electrode X and address electrode A lower than the discharge firing voltage therebetween.
In consideration of avoiding an interference of the discharges between the lines it is preferable to deviate the timing to select the top line, the n+1 th line, of the second screen E12 from the moment to select the last line, the n-th line, of the first screen E11.
Sustain period TS is a period during which the quantity of times for a cell to light set in the addressing period is reproduced so as to achieve thus set brightness gradation level.
In order to prevent an erroneous opposing discharge, i.e. a discharge across the discharge space, all address electrodes A are applied with a positive potential of, for instance, +Vs/2, and at the beginning a sustain pulse Ps of positive polarity having a peak value Vs, for example 195 V, which is higher than the surface discharge firing voltage between first and second sustain electrodes X and Y in consideration of the effect of the wall charges is applied to all second sustain electrodes Y.
Subsequently, the sustain pulse Ps is applied alternately onto first sustain electrodes X and second sustain electrodes Y. Upon each application of sustain pulse Ps, the surface discharges take place in the cells that have accumulated the wall charge during address period TA.
A second preferred embodiment of the present invention is hereinafter described with reference to FIG. 7 schematically illustrating a cross-sectional cut view of a PDP 2 wherein functional elements having the same function as FIG. 5 are denoted with the same numerals.
Feature of the structure of PDP 2 is in that a line separator wall 35 is provided on border line DL of first partial screen E11 and second partial screen E12. Line separator wall 35 extends as long as the entire length of the lines of the display screen E1, and divides discharge space 30 into two along the row direction. Line separator wall 35 prevents the interference of the discharges between first partial screen E11 and second partial screen E12. Line separator wall 35 is fabricated concurrently to at the time when separator wall 29, to determine each sub-pixel shown in FIG. 6 2, is fabricated. Line separator wall 35 has not always to contact the inner surface of front glass substrate. That is, even if there is a gap between line separator wall 35 and the inner surface of front the front glass substrate, the interference is suppressed. This is because a surface distance between first partial address electrodes A1 and second partial address electrodes A2 is increased by the provision of line separator wall 35, that is, the electrode distance is effectively elongated.
As a modification of the above preferred embodiments, first and second partial address electrodes A1 and A2 may be arranged so as to cross over only metal film 42 of second sustain electrodes Yn & Yn+1 nearest to border line DL. In this arrangement, clearance D between first and second partial address electrodes A1 and A2 becomes further longer.
Thus, according to the present invention the interference between adjacent partial screens can be prevented.
The many features and advantages of the invention are apparent from the detailed specification and thus, it is intended by the appended claims to cover all such features and advantages of the methods which fall within the true spirit and scope of the invention. Further, since numerous modifications and changes will readily occur to those skilled in the art, it is not detailed to limit the invention and accordingly, all suitable modifications and equivalents may be resorted to, falling within the scope of the invention.

Claims (12)

1. A surface-discharge type plasma display panel of a matrix display formation of lines and rows, the plasma display panel including:
a plurality of main electrode pairs formed of first and second sustain electrodes arranged on a first substrate, each extending along a line direction, the first and second sustain electrodes being in parallel and adjacent to each other;
a plurality of address electrodes arranged on a second substrate opposing the first substrate via a discharge space, each extending along a row direction, a matrix corresponding to a screen to be displayed being formed with said main electrodes and address electrodes, said address electrodes crossing over said main electrodes, each of said address electrodes being divided into at least two partial address electrodes separated from each other by a border line located between adjacent main electrode pairs, whereby said screen is divided into partial screens, a first clearance between said partial address electrodes being substantially larger than a second clearance between said main electrode pair adjacent to and across said border line, such that one of said address electrodes in said plurality of address electrodes is located on an opposite side of said partial screen, substantially distant from said second sustain electrode.
2. A surface discharge type plasma display panel as recited in claim 1, an arrangement of said first and second sustain electrodes is such that first sustain electrodes of said first and second partial screens face each other across said border line, and said partial address electrodes do not cross over said first sustain electrodes nearest to each other across said border line when looked in a horizontal view.
3. A surface discharge type plasma display panel as recited in claim 2, an arrangement order, along the row direction, of said first and second sustain electrodes is reverse each other in said first and second partial screens.
4. A surface discharge type plasma display panel as recited in claim 3, said address electrodes of one of said partial screens being led out to a first side of said second substrate at an end of said row, and other address electrodes of another of said partial screens being led out to a second side opposite from said first side of said second substrate.
5. A surface discharge type plasma display panel as recited in claim 1, wherein said first sustain electrodes are led out to a first side of said first glass substrate at an end of said line, and said second sustain electrodes are led out to a second side opposite from said first side of said first glass substrate at another end of lines.
6. A surface discharge type plasma display panel as recited in claim 1, further comprising a separator wall between said first and second partial address electrodes respectively of said first and second partial screens so as to effectively elongate an effective distance between said first and second partial address electrodes across said border line.
7. A surface-discharge type plasma display panel according to claim 1, wherein the first clearance across the border line between said partial address electrodes on opposite sides thereof is substantially larger than a sum of twice the width of said first sustain electrode adjacent to the border line and a second clearance across the border line between said first sustain electrode pair adjacent to the border line, and shorter than a sum of twice the width of said first sustain electrode adjacent to the border line, a second clearance across the border line between said first sustain electrode pair adjacent to the border line and twice of a third clearance between the paired first and second sustain electrodes.
8. A surface-discharge type plasma display panel according to claim 1, wherein when perpendicularly projecting the first substrate onto the second substrate, each of first ends of said partial address electrodes opposing the border line is disposed between the paired first and second sustain electrodes of said main electrode adjacent to the border line.
9. A surface-discharge type plasma display panel according to claim 1, wherein said partial screens are symmetrical to each other in relation to said sustain electrodes with respect to the border line.
10. A surface-discharge type plasma display panel according to claim 1, wherein each of said first sustain electrodes adjacent to the border line on opposite sides thereof is excluded from being crossed over by said corresponding partial address electrode.
11. A surface-discharge type plasma display panel of a matrix display formation of lines and rows, the plasma display panel, comprising:
a plurality of main electrode pairs, each pair formed of first and second sustain electrodes arranged on a first substrate and extending along a line direction, the first and second sustain electrodes being in parallel and adjacent to each other; and
a plurality of address electrodes arranged on a second substrate opposing the first substrate via a discharge space, each extending along a row direction, a matrix corresponding to a screen to be displayed being formed with said main electrodes and said address electrodes, said address electrodes crossing over said main electrodes, each of said address electrodes being divided into at least first and second partial address electrodes separated from each other by a border line located between adjacent main electrode pairs, whereby said screen is divided into corresponding, at least first and second partial screens, a first clearance between respective ends of said at least first and second partial address electrodes being substantially larger than a second clearance between said adjacent main electrode pairs with said border line therebetween, such that an end of each of said first and second partial address electrodes, adjacent the border line and of one of said first and second partial screens is located at a distance from a sustain electrode of the main electrode pair adjacent the border line of the other of said first and second partial screens so as to prevent a discharge between respective electrodes of the first and second partial screens.
12. A surface-discharge type plasma display panel as recited in claim 11 , wherein a discharge is prevented between the partial address electrode in the one of the first and second partial screens and a sustain electrode in the other of the first and second partial screens.
US09/951,749 1996-04-03 2001-09-14 Surface discharge type plasma display panel divided into a plurality of sub-screens Expired - Lifetime USRE38819E1 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
US09/951,749 USRE38819E1 (en) 1996-04-03 2001-09-14 Surface discharge type plasma display panel divided into a plurality of sub-screens
US10/453,488 US7027012B2 (en) 1996-04-03 2003-06-04 Surface discharge type plasma panel divided into a plurality of sub-screens
US11/320,731 US7495636B2 (en) 1996-04-03 2005-12-30 Surface discharge type plasma display panel divided into a plurality of sub-screens
US12/371,401 US8044888B2 (en) 1996-04-03 2009-02-13 Surface discharge type plasma display panel divided into a plurality of sub-screens

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP08142196A JP3688055B2 (en) 1996-04-03 1996-04-03 Surface discharge type PDP
US08/823,487 US5952783A (en) 1996-04-03 1997-03-25 Surface discharge type plasma display panel divided into a plurality of sub-screens
US09/951,749 USRE38819E1 (en) 1996-04-03 2001-09-14 Surface discharge type plasma display panel divided into a plurality of sub-screens

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US08/823,487 Reissue US5952783A (en) 1996-04-03 1997-03-25 Surface discharge type plasma display panel divided into a plurality of sub-screens

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US10/453,488 Division US7027012B2 (en) 1996-04-03 2003-06-04 Surface discharge type plasma panel divided into a plurality of sub-screens

Publications (1)

Publication Number Publication Date
USRE38819E1 true USRE38819E1 (en) 2005-10-11

Family

ID=13745901

Family Applications (5)

Application Number Title Priority Date Filing Date
US08/823,487 Ceased US5952783A (en) 1996-04-03 1997-03-25 Surface discharge type plasma display panel divided into a plurality of sub-screens
US09/951,749 Expired - Lifetime USRE38819E1 (en) 1996-04-03 2001-09-14 Surface discharge type plasma display panel divided into a plurality of sub-screens
US10/453,488 Expired - Fee Related US7027012B2 (en) 1996-04-03 2003-06-04 Surface discharge type plasma panel divided into a plurality of sub-screens
US11/320,731 Expired - Fee Related US7495636B2 (en) 1996-04-03 2005-12-30 Surface discharge type plasma display panel divided into a plurality of sub-screens
US12/371,401 Expired - Fee Related US8044888B2 (en) 1996-04-03 2009-02-13 Surface discharge type plasma display panel divided into a plurality of sub-screens

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US08/823,487 Ceased US5952783A (en) 1996-04-03 1997-03-25 Surface discharge type plasma display panel divided into a plurality of sub-screens

Family Applications After (3)

Application Number Title Priority Date Filing Date
US10/453,488 Expired - Fee Related US7027012B2 (en) 1996-04-03 2003-06-04 Surface discharge type plasma panel divided into a plurality of sub-screens
US11/320,731 Expired - Fee Related US7495636B2 (en) 1996-04-03 2005-12-30 Surface discharge type plasma display panel divided into a plurality of sub-screens
US12/371,401 Expired - Fee Related US8044888B2 (en) 1996-04-03 2009-02-13 Surface discharge type plasma display panel divided into a plurality of sub-screens

Country Status (5)

Country Link
US (5) US5952783A (en)
EP (2) EP0800157B1 (en)
JP (1) JP3688055B2 (en)
KR (1) KR100303907B1 (en)
DE (1) DE69738857D1 (en)

Families Citing this family (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3212837B2 (en) * 1995-06-30 2001-09-25 富士通株式会社 Plasma display panel and method of manufacturing the same
JP3688055B2 (en) * 1996-04-03 2005-08-24 富士通株式会社 Surface discharge type PDP
KR100217133B1 (en) * 1996-09-03 1999-09-01 구자홍 Plasma display panel
JP3608903B2 (en) * 1997-04-02 2005-01-12 パイオニア株式会社 Driving method of surface discharge type plasma display panel
JP3019031B2 (en) * 1997-07-18 2000-03-13 日本電気株式会社 Plasma display
JP3687715B2 (en) * 1997-08-13 2005-08-24 富士通株式会社 AC type plasma display panel
JPH1165486A (en) 1997-08-18 1999-03-05 Nec Corp Piasma display panel and its manufacture
JP3972156B2 (en) 1998-02-23 2007-09-05 株式会社日立プラズマパテントライセンシング Plasma display panel and driving method thereof
JP3266191B2 (en) * 1998-12-25 2002-03-18 日本電気株式会社 Plasma display and its image display method
KR20010039313A (en) * 1999-10-29 2001-05-15 김영남 Plasma display panel
JP4519236B2 (en) * 2000-01-31 2010-08-04 パナソニック株式会社 Method for manufacturing member for plasma display, member for plasma display, and plasma display using the same.
KR100467683B1 (en) * 2000-02-09 2005-01-24 삼성에스디아이 주식회사 Method for manufacturing partition of plasma display device
KR100467681B1 (en) * 2000-02-09 2005-01-24 삼성에스디아이 주식회사 Method for manufacturing partition of plasma display device
KR100467682B1 (en) * 2000-02-09 2005-01-24 삼성에스디아이 주식회사 Method for manufacturing partition of plasma display device
JP4500403B2 (en) * 2000-03-17 2010-07-14 キヤノン株式会社 Plasma display panel unit
JP2001273855A (en) * 2000-03-28 2001-10-05 Sony Corp Ac driven plasma display panel
US6956546B1 (en) * 2000-10-10 2005-10-18 Mitsubishi Denki Kabushiki Kaisha Method of driving AC plasma display panel, plasma display device and AC plasma display panel
KR100404847B1 (en) * 2001-07-18 2003-11-07 엘지전자 주식회사 Plasma Display Panel
KR100467431B1 (en) * 2002-07-23 2005-01-24 삼성에스디아이 주식회사 Plasma display panel and driving method of plasma display panel
US7348726B2 (en) 2002-08-02 2008-03-25 Samsung Sdi Co., Ltd. Plasma display panel and manufacturing method thereof where address electrodes are formed by depositing a liquid in concave grooves arranged in a substrate
KR20050104269A (en) * 2004-04-28 2005-11-02 삼성에스디아이 주식회사 Plasma display panel
KR100609514B1 (en) * 2004-05-06 2006-08-08 엘지전자 주식회사 Plasma Display Panel Having Dual Scan Structure
KR100708652B1 (en) * 2004-11-12 2007-04-18 삼성에스디아이 주식회사 Plasma display panel
KR100659081B1 (en) * 2004-12-06 2006-12-21 삼성에스디아이 주식회사 Plasma display panel
KR100705827B1 (en) * 2005-06-24 2007-04-09 엘지전자 주식회사 Plasma Display Panel
RU2313191C2 (en) * 2005-07-13 2007-12-20 Евгений Борисович Гаскевич Method and system for generation of a stereo image
KR20070112550A (en) * 2006-05-22 2007-11-27 엘지전자 주식회사 Plasma display apparatus

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4233623A (en) * 1978-12-08 1980-11-11 Pavliscak Thomas J Television display
US4320418A (en) 1978-12-08 1982-03-16 Pavliscak Thomas J Large area display
US4426646A (en) * 1978-02-16 1984-01-17 Fujitsu Limited Self shift type gas discharge panel, driving system
EP0444962A2 (en) * 1990-03-02 1991-09-04 Hitachi, Ltd. Tone display method and apparatus therefor
US5914563A (en) 1996-09-03 1999-06-22 Lg Electronics Inc. Plasma display panel with plural screens

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2629245A1 (en) 1988-03-25 1989-09-29 Thomson Csf METHOD FOR POINT-BY-POINT CONTROL OF A PLASMA PANEL
JP2701725B2 (en) 1993-11-29 1998-01-21 日本電気株式会社 Driving method of plasma display
JP2900834B2 (en) * 1995-04-28 1999-06-02 日本電気株式会社 Driving method of plasma display panel
US6373452B1 (en) * 1995-08-03 2002-04-16 Fujiitsu Limited Plasma display panel, method of driving same and plasma display apparatus
JP3688055B2 (en) * 1996-04-03 2005-08-24 富士通株式会社 Surface discharge type PDP
JP3680527B2 (en) * 1997-01-31 2005-08-10 富士通ディスプレイテクノロジーズ株式会社 Thin film transistor matrix substrate and manufacturing method thereof
KR100319095B1 (en) * 1999-03-02 2002-01-04 김순택 A plasma display panel having subsidiary electrodes and a driving method therefor

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4426646A (en) * 1978-02-16 1984-01-17 Fujitsu Limited Self shift type gas discharge panel, driving system
US4233623A (en) * 1978-12-08 1980-11-11 Pavliscak Thomas J Television display
US4320418A (en) 1978-12-08 1982-03-16 Pavliscak Thomas J Large area display
EP0444962A2 (en) * 1990-03-02 1991-09-04 Hitachi, Ltd. Tone display method and apparatus therefor
US5187578A (en) * 1990-03-02 1993-02-16 Hitachi, Ltd. Tone display method and apparatus reducing flicker
US5914563A (en) 1996-09-03 1999-06-22 Lg Electronics Inc. Plasma display panel with plural screens

Non-Patent Citations (6)

* Cited by examiner, † Cited by third party
Title
Patent Abstracts of Japan of JP 11-065486 published Mar. 5, 1999.
Patent Abstracts of Japan of JP 2000-231881 published Aug. 22, 2000.
Tsuji, "Plasma Display Device," Patent Abstracts of Japan (121 P 1344), 4-018594 dated Jan. 22, 1992. *
Usuda et al., "Gas Discharge Panel," Patent Abstracts of Japan (109 E 744), 63-314744 dated Dec. 22, 1988. *
Yamamoto et al., "14.2: A 40-in.-Diagonal HDTV Plasma Display,"Sid 93 Digest, May 16, 1993, pp. 165-168. *
Yamamoto et al., "Liquid Crystal Display Device," Patent Abstracts of Japan (76 P 721), 63-018331 dated Jan. 26, 1988. *

Also Published As

Publication number Publication date
JP3688055B2 (en) 2005-08-24
EP1970882A1 (en) 2008-09-17
DE69738857D1 (en) 2008-09-11
US20090213108A1 (en) 2009-08-27
EP0800157B1 (en) 2008-07-30
US7027012B2 (en) 2006-04-11
KR970071946A (en) 1997-11-07
EP0800157A1 (en) 1997-10-08
KR100303907B1 (en) 2001-09-28
JPH09274859A (en) 1997-10-21
US8044888B2 (en) 2011-10-25
US5952783A (en) 1999-09-14
US20060103604A1 (en) 2006-05-18
US7495636B2 (en) 2009-02-24
US20040251829A1 (en) 2004-12-16

Similar Documents

Publication Publication Date Title
US7495636B2 (en) Surface discharge type plasma display panel divided into a plurality of sub-screens
US7514870B2 (en) Plasma display panel having first and second electrode groups
KR100657384B1 (en) Plasma display panel and driving method thereof
US7589697B1 (en) Addressing of AC plasma display
KR100324262B1 (en) Plasma Display Panel and Method of Driving the same
US7116288B2 (en) Driving method of plasma display panel and display device
JP3591971B2 (en) AC type PDP and driving method thereof
KR100348918B1 (en) Plasma display
JP3578543B2 (en) Driving method of PDP
US20010013845A1 (en) Mehtod of driving a plasma display panel before erase addressing
KR100511736B1 (en) Driving method for ac plasma display panel
KR100482023B1 (en) Plasma display panel and drive method for the same
JPH10302643A (en) Plasma display panel and its driving method
KR100715626B1 (en) Plasma display panel with elecrode arrangement for long-gap glow discharge and driving methods thereof
KR100277643B1 (en) Driving method of surface discharge type plasma display panel
JP3436223B2 (en) Plasma display device and driving method thereof
JP2005071953A (en) Plasma display panel
US20060119545A1 (en) Plasma display panel and driving method thereof

Legal Events

Date Code Title Description
AS Assignment

Owner name: HITACHI, LTD., JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;REEL/FRAME:017105/0910

Effective date: 20051018

CC Certificate of correction
FPAY Fee payment

Year of fee payment: 8

AS Assignment

Owner name: HITACHI PLASMA PATENT LICENSING CO., LTD.,JAPAN

Free format text: TRUST AGREEMENT REGARDING PATENT RIGHTS, ETC. DATED JULY 27, 2005 AND MEMORANDUM OF UNDERSTANDING REGARDING TRUST DATED MARCH 28, 2007;ASSIGNOR:HITACHI LTD.;REEL/FRAME:019147/0847

Effective date: 20050727

Owner name: HITACHI PLASMA PATENT LICENSING CO., LTD., JAPAN

Free format text: TRUST AGREEMENT REGARDING PATENT RIGHTS, ETC. DATED JULY 27, 2005 AND MEMORANDUM OF UNDERSTANDING REGARDING TRUST DATED MARCH 28, 2007;ASSIGNOR:HITACHI LTD.;REEL/FRAME:019147/0847

Effective date: 20050727

FPAY Fee payment

Year of fee payment: 12

AS Assignment

Owner name: HITACHI CONSUMER ELECTRONICS CO., LTD., JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HITACHI PLASMA PATENT LICENSING CO., LTD.;REEL/FRAME:030074/0077

Effective date: 20130305

AS Assignment

Owner name: HITACHI MAXELL, LTD., JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HITACHI CONSUMER ELECTRONICS CO., LTD.;HITACHI CONSUMER ELECTRONICS CO, LTD.;REEL/FRAME:033694/0745

Effective date: 20140826