Connect public, paid and private patent data with Google Patents Public Datasets

Apparatus for stacking semiconductor chips

Download PDF

Info

Publication number
USRE36916E
USRE36916E US09064348 US6434898A USRE36916E US RE36916 E USRE36916 E US RE36916E US 09064348 US09064348 US 09064348 US 6434898 A US6434898 A US 6434898A US RE36916 E USRE36916 E US RE36916E
Authority
US
Grant status
Grant
Patent type
Prior art keywords
board
chip
memory
module
surface
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US09064348
Inventor
Mark Moshayedi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
HGST Technologies Santa Ana Inc
Original Assignee
sTec Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Grant date

Links

Images

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/14Structural association of two or more printed circuits
    • H05K1/145Arrangements wherein electric components are disposed between and simultaneously connected to two planar printed circuit boards, e.g. Cordwood modules
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00, e.g. assemblies of rectifier diodes
    • H01L25/10Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00, e.g. assemblies of rectifier diodes the devices having separate containers
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00, e.g. assemblies of rectifier diodes
    • H01L25/10Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00, e.g. assemblies of rectifier diodes the devices having separate containers
    • H01L25/105Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00, e.g. assemblies of rectifier diodes the devices having separate containers the devices being of a type provided for in group H01L27/00
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K7/00Constructional details common to different types of electric apparatus
    • H05K7/02Arrangements of circuit components or wiring on supporting structure
    • H05K7/023Stackable modules
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00
    • H01L2225/10All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices having separate containers
    • H01L2225/1005All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00
    • H01L2225/10All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices having separate containers
    • H01L2225/1005All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/1011All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
    • H01L2225/1017All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support
    • H01L2225/1029All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support the support being a lead frame
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00
    • H01L2225/10All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices having separate containers
    • H01L2225/1005All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/1011All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
    • H01L2225/1047Details of electrical connections between containers
    • H01L2225/107Indirect electrical connections, e.g. via an interposer, a flexible substrate, using TAB
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Abstract

A multi-chip memory module comprises multiple standard, surface-mount-type memory chips stacked on top of each other, and a pair of printed circuit boards mounted on opposite sides of the memory chips to electrically interconnect the memory chips. Each printed circuit board has vias that are positioned to form multiple rows, with each row of vias used to connect the printed circuit board to a respective memory chip. The vias falling along the bottom-most row of each printed circuit board are also exposed and are used to surface mount the multi-chip module to pads of a memory board.

Description

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to the vertical stacking of conventional integrated circuit packages to increase the density of components on a printed circuit board. More particularly, the present invention relates to the vertical stacking of conventional memory integrated circuits packages on a surface mount printed circuit board.

2. Description of the Related Art

An integrated circuit or "IC" is a microcircuit formed from active and passive electrical components interconnected on or within a single semiconductor substrate. To protect the IC and to facilitate connection of the IC to a printed circuit board, off-the-shelf ICs are commonly packaged within a ceramic, plastic or epoxy IC package having multiple external terminals or "pins." The full integrated circuit package, including the IC, is commonly referred to (and will be referred to herein) as a "chip."

As a result of the continuously increasing demand for large random access computer memories, and the demand for smaller computers, various techniques have been developed to increase densities of memory chips on printed circuit boards. In addition to the inherent size advantages provided, increased chip densities enable shorter circuit paths between components, allowing the components to operate at higher speeds while reducing radio-frequency interference (RFI) and electromagnetic interference (EMI) emitted from the printed circuit board.

One development that has led to a significant increase in memory chip densities has been the advent of surface mount technology. With surface mount technology, conventional plated through holes on printed circuit boards are replaced with conductive pads, and through-hole pins of conventional chips are replaced with smaller surface mount pins. Because the pitch or spacing between centers of adjacent surface mount pins is significantly less than the conventional 0.10-inch spacing for conventional through-hole components, surface mount chips tend to be considerably smaller than corresponding conventional chips, and thus take up less space on the printed circuit board. Surface mount technology additionally facilitates the mounting of components on both sides of the printed circuit board.

Various techniques have been developed for increasing chip densities on printed circuit boards by vertically stacking or "piggybacking" two or more chips. See, for example, U.S. Pat. No. 4,996,583 to Hatada, U.S. Pat. No. 4,398,235 to Lutz et al., U.S. Pat. No. 4,953,005 to Carlson et al., Japanese Patent Publication No. 61-63048 to Toshiba Corp., Japanese Patent Publication No. 58-219757 to Tokyo Shibaura Denki K. K., Japanese Patent Publication No. 61-75558 to NEC Corp., and Japanese Patent Publication No. 60-254762 to Fujitsu. These techniques, however, tend to suffer from a number of defects. For instance, many of the techniques require the manufacture of custom chips that are specifically designed for stacking, or else require special modifications to the pins of standard memory chips. Further, many of the techniques do not make use of the various advantages of surface mount technology, such as the ability to maintain a low-profile when memory chips are mounted to the printed circuit board. Further, many proposed techniques for stacking memory chips are not cost effective.

SUMMARY OF THE INVENTION

The present invention involves a multi-chip memory module having two or more vertically stacked memory chips that are interconnected using a pair of printed circuit boards or "side boards." The multi-chip memory module can be constructed using standard, off-the-shelf memory chips, without modification to the pins of the memory chips. The multi-chip memory module is constructed such that pins of the lower-most memory chip in the stack are surface-mountable directly to pads of a memory board, permitting the multi-chip memory module to be mounted with a low profile relative to the memory board.

In accordance with one aspect of the invention, the multi-chip memory module comprises a plurality of memory chips that are stacked on top of one another, with each memory chip having conductive surface mount pins. First and second side boards are mounted to the stacked memory chips such that the side boards are substantially parallel to one another. Each of the two side boards has vias for receiving the surface mount pins of the memory chips, with the vias arranged in rows such that each row corresponds to a respective memory chip. Vias of a bottom-most row of each side board fall along a lower side board edge, so that vias of the bottom-most row serve as surface mount terminals for surface mounting the multi-chip memory module to pads of a printed circuit board. Conductive traces are provided on or within each side board for interconnecting the surface mount pins of the memory chips.

In accordance with another aspect of the invention, there is provided a memory module that includes at least one multi-chip module. The memory module includes a circuit board having at least first and second sets of surface mount pads. The memory module further includes a first side board that is surface-mounted to the first set of surface mount pads such that the first side board is substantially perpendicular to the circuit board, and a second side board that is surface-mounted to the second set of surface mount pads such that the second side board is substantially perpendicular to the circuit board and substantially parallel to the first side board. The memory module further includes a plurality of chips stacked on top of one another between the side boards, with each chip conductively connected to the first and second side boards.

In accordance with an additional aspect of the invention, there is provided a method of increasing the density of memory chips on a memory board. The method includes the step of providing first and second side boards, with each side board comprising a printed circuit board having vias thereon, and with vias along bottom edges of the side boards forming surface mount terminals. The method further includes the step of stacking a plurality of memory chips on top of one another to generate a stack of memory chips. The method further includes the steps of positioning the first and second side boards relative to the stack of memory chips such that terminals of the memory chips extend within the vias, and attaching the first and second side boards to the stack of memory chips by filling the vias with solder.

In accordance with another aspect of the invention, there is provided a method of interconnecting circuit board components to increase component density. The method includes the step of constructing a first printed circuit board that has a plurality of vias formed along a row. The method further includes the step of cutting the first printed circuit board along the row to expose the vias along an edge of the printed circuit board. The method further includes the steps of soldering the vias to respective pins of a semiconductor chip, and soldering the vias to pads of a second printed circuit board such that the first printed circuit board is substantially perpendicular to the second printed circuit board.

BRIEF DESCRIPTION OF THE DRAWINGS

These and other features of the invention will now be described with reference to the drawings of a preferred embodiment, which is intended to illustrate and not to limit the invention, and in which:

FIG. 1 is a perspective view illustrating a multi-chip memory module in accordance with a preferred embodiment of the present invention, illustrated above a portion of a printed circuit board to which the multi-chip memory module may be surface mounted. Solder plugs and circuit board traces are omitted to show the construction of the multi-chip memory module;

FIG. 2 is an exploded perspective view of the multi-chip memory module of FIG. 1;

FIG. 3 is a top plan view of the multi-chip memory module of FIG. 1, with terminal numbers for the multi-chip memory module shown in brackets;

FIG. 4 is a cross sectional view taken along the line 4--4 of FIG. 1;

FIGS. 5a and 5b are top and bottom plan views of a portion of a circuit board panel, illustrating a process of manufacturing side boards in accordance with the present invention, and further illustrating conductive traces on first and second sides of the side boards of FIG 1;

FIG. 6a is an enlarged view in partial cross section, showing a bottom portion of a side board of the multi-chip memory module of FIG. 1 with partially cut-away vias filled with solder to form surface mount terminals, and further showing the printed circuit board and pads of FIG. 1;

FIG. 6b is an enlarged view in partial cross section of a side board and a printed circuit board with pads, illustrating an alternative configuration that results when conductive cylinders of vias are pushed inward during a routing process;

FIG. 7 is a schematic diagram illustrating the electrical interconnections of memory chip pins and side board terminals for the multi-chip memory module of FIG. 1, with chip pin numbers shown in parenthesis and multi-chip memory module terminal numbers shown in brackets; and

FIG. 8 is a plan view of a single in-line memory module having eight multi-chip memory modules surface mounted to one side thereof.

DETAILED DESCRIPTION OF PREFERRED EMBODIMENT

In accordance with one embodiment of the present invention, one multi-chip memory module design is described herein. In order to fully specify this preferred design, various embodiment-specific details are set forth, such as the number of memory chips in the module, the layouts of the printed circuit boards of the module, and the capacity, number of data bits and pin-outs of the memory chips. It should be understood, however, that these details are provided only to illustrate this single preferred embodiment, and are not intended to limit the scope of the present invention.

With reference to FIGS. 1-4, a 28-terminal multi-chip memory module 30 (hereinafter "multi-chip module") comprises four functionally-identical, vertically-stacked memory chips 32, 34, 36, 38. The memory chips 32-38 are conventional 24-pin surface mount TSOP ("thin small outline package") chips, available from Toshiba, Mitsubishi, and the like. Each memory chip 32-38 has a capacity of 16M×1-bit.

The vertically-stacked memory chips 32-38 are held together and electrically interconnected by a pair of printed circuit boards 42, 44, referred to herein as "side boards." The side boards 42, 44 are positioned in parallel to each other, and perpendicular to the top surfaces of the chips 32-38. The multi-chip module 30 is configured to be surface-mounted to a memory board 70 (FIG. 1) that has surface mount pads 66 thereon.

As used herein to describe the multi-chip module 30, the term "bottom" refers generally to the portion of the multi-chip module 30 that is closest to the memory board 70 when the multi-chip module 30 is mounted to the memory board 70. The terms "top," "bottom," and "lower" are not intended to imply a specific spacial orientation of the multi-chip module 30.

Each side board 42, 44 has a plurality of plated through-holes or "vias" 48 for receiving the pins 50 of the chips 32-38, with each via 48 comprising a conductive tubular cylinder portion 48a that extends through the side board. The vias 48 are positioned to form four horizontal rows 52, 54, 56, 58, with each row corresponding to a respective memory chip 32, 34, 36, 38. With reference to FIG. 4, the rows 52-58 of vias are formed such that the distance D between centers of adjacent rows is approximately equal to the thickness T of each chip 32-38, so that adjacent memory chips are touching (or nearly touching) each other when the multi-chip module 30 is assembled. This close spacing of adjacent memory chips contributes to a low profile of the multi-chip module 30 relative to the memory board 70 (FIG. 1), as further discussed below. Adjacent memory chips could alternatively be spaced apart from one another, as may be desirable in certain applications to facilitate the cooling of the memory chips 32-38.

With reference to FIGS. 1 and 2, for each side board 42, 44, the vias of the bottom-most row 58 are partially cut away, with the conductive cylinder 48a of each such via extending to the lower edge 80 of the side board so that the pins 50 of the bottom-most chip 38 can be soldered directly to the surface mount pads 66 (FIG. 1) of the memory board 70. The vias 48 along the lower edges 80 of the side boards 42, 44 thus serve as surface mount terminals. This aspect of the multi-chip module 30, in combination with the close spacings between adjacent memory chips, allows the multi-chip module 30 to be mounted with a very low profile relative to the memory board 70. The lower edge 80 is preferably formed using a routing machine, as further described below. As illustrated in FIG. 3, the multi-chip module 30 has a total of 28 surface mount terminals (terminal numbers shown in brackets), with the terminals arranged in two rows of 14 terminals each.

With reference to FIG. 1, the surface mount pads 66 are arranged in two rows of 14 pads each (corresponding to the 14 terminals per side board 42, 44), with the distance between the two rows corresponding to the width of each chip 32--38. As best seen in FIGS. 1 and 3, the multi-chip module 30 occupies approximately the same area on the memory board 70 as would a single one of the memory chips 32-38.

Conductive traces (shown in FIGS. 5a and 5b) of the side boards 42, 44 interconnect the pins 50 of the memory chips 32-38 such that all memory locations of all memory chips 32-38 can be utilized. In the embodiment shown, the memory chips 32-38 are interconnected such that all four 16M× 1-bit chips 32-38 are selected simultaneously, with each chip supplying (or, during a write cycle, storing) one bit of data. The multi-chip module 30 thus acts as a 16M×4-bit memory module.

With reference to FIGS. 1-3, four "extra" vias 72 are provided along the lower edges 80 of the multi-chip module 30. The four vias 72 serve as terminals only, and do not receive pins 50 of any of the memory chips 32-38. Each via 72 provides access to either a data input pin or a data output pin of a respective memory chip 32-38, and is thus dedicated to a single chip. It will be recognized that other types of terminal structures could be used in place of the vias 72.

To assemble the multi-chip module 30, the memory chips 32-38 are initially stacked on top of one another. The side boards 42, 44 are then positioned so that the pins 50 extend within the corresponding vias, as best shown by FIG. 4. Advantageously, no modification to the pins 50 of the standard TSOP memory chips 32-38 is required. Once the side boards 42, 44 are properly positioned, all of the vias 48 of both side boards 42, 44 are filled with solder (solder plugs omitted in FIGS. 1-4). A solder with a relatively high melting point is used for this purpose so that the multi-chip module 30 can subsequently be mounted to the memory board 70 using a solder with a lower melting point without melting the solder within the vias 48.

A preferred process for manufacturing the side boards 42, 44 of the multi-chip module 30 will now be described with reference to FIGS. 5a and 5b, which illustrate a circuit board panel 90 mid-way through the manufacturing process. FIG. 5a illustrates the outward-facing surface (relative to the multi-chip module 30) of the side board 42, and the inward-facing surface of the side board 44. FIG. 5b illustrates the inward-facing surface of the side board 42, and the outward-facing surface of the side board 44.

Traces 92 are initially formed on both sides of the circuit board panel 90 using a conventional film etching process. Via holes are then drilled through the circuit board panel 90, with the holes positioned to correspond to the pin positions of the chips 32-38. A conventional plating process is then used to form the conductive cylinders 48a of the vias 48 (preferably formed from copper), and to interconnect the via cylinders 48a to the appropriate traces 92.

Once the vias 48 and traces 92 are formed, the panel 90 is routed to form the lower edge 80 and the top edge 81 of each side board 42, 44. The panel 90 shown in FIGS. 5a and 5b is mid-way through the routing process, with top and bottom edges 80, 81 formed only for the four side boards 42, 44 closest to the bottom of each Figure. During the routing process, the routing bit is preferably passed so that approximately 5% of the diameter of each via cylinder 48a along the bottom row 58 is cut away. Due to imperfections in the routing process, the lower portions of some cylinders may be pushed inward (toward the centers of the respective vias) by the routing bit, as schematically shown at 96 in FIGS. 5a and 5b (and further illustrated in FIG. 6b). Cylinders that are formed in this manner have been found to work well as surface mount terminals, and need not be modified.

The panel 90 is scored on both sides to form break-away grooves 94. The break-away grooves 94 can be formed either before or after the above-described routing process. Finally, side boards 42, 44 are manually broken away from the panel 90, and soldered to stacks of memory chips (as described above) to form multi-chip modules 30.

With reference to FIG. 6a, once the partially cut-away vias 48 along the bottom edge 80 of a side board 42, 44 are filled with solder, a portion of each solder plug 98 is exposed along the bottom edge 80, forming a terminal that can be soldered to a corresponding surface mount pad 66. Each solder plug 98 preferably extends slightly below the lower edge 80, facilitating connection of the multi-chip module 30 to the pads 66. As illustrated in FIG. 6b, via cylinders 48a that are pushed inward during the routing process are similarly exposed along the lower edge 80, and are well-suited for connection to the pads 66.

FIG. 7 illustrates the interconnections the memory chips 32-38 of the multi-chip module 30, and also illustrates the connections between the memory chips 32-38 and the 28 terminals of the multi-chip module 30. Signal names for each of the 28 multi-multi-chip module terminals are shown at the left of FIG. 7. Terminal numbers for the multi-chip module 30 are shown in brackets in FIG. 7, and correspond to the bracketed terminal numbers of FIG. 3. Pin numbers for the chips 32-38 are shown in parenthesis in FIG. 6. As shown, like address pins (A0-A11), control pins (RAS, CAS and WE), and power pins (VCC and VSS) of the four memory chips 32-38 are connected together, and are connected to respective terminals of the multi-chip module 30. For example, the A0 pins (pin 8) of all four memory chips 32-38 are connected together, and are accessed via terminal 10 of the multi-chip module. With like address and control pins connected together, all four chips 32-38 are selected simultaneously, and are fed identical address values. The data-input pin (D) of each memory chip 32-38 is connected to a respective dedicated input terminal (D0-D3) of the multi-chip module 30, allowing a 4-bit value to be written to the multi-chip module 30 on each write cycle. Similarly, the data-output pin (Q) of each memory chip 32-38 is connected to a respective dedicated output terminal (Q0-Q3), allowing a 4-bit value to be read from to the multi-chip module 30 on each read cycle. As will be recognized, the chips 32-38 could alternatively be connected such that fewer than all of the chips are selected with each multi-chip module access. For example, a 64M×4-bit multi-chip can be constructed from four 16M×4-bit memory chips that are interconnected so that only one memory chip is selected at a time. In such an arrangement, the write enable pins and like address, data-in, and data-out pins of all four memory chips would be connected, and the RAS and CAS pins of each chip would be connected to dedicated RAS and CAS input lines (i.e., one pair of RAS/CAS input lines per memory chip).

FIG. 8 illustrates one side of a 16M×36 bit single in-line memory module (SIMM) 100 in accordance with the present invention. The SIMM 100 comprises a SIMM board 170 having eight 16M×4 bit multi-chip modules 30a-30h mounted on the side shown. Four 16M×1-bit TSOP memory chips (not shown) are mounted on the opposite side of the SIMM board 170, in addition to one or more conventional buffer chips. Standard connector terminals 104 are provided along the bottom edge of the SIMM 100, permitting insertion of the SIMM into a connector slot. The eight 16M×4-bit multi-chip modules 30a-30h and four 16M×1-bit memory chips combine to produce a data width of 36 bits (32 data bits plus 4 error-correction code bits). The low profile of each multi-chip module 30a-30h advantageously enables multiple SIMMs to be mounted in close proximity to one another within a computer.

While the design of a single multi-chip module 30 has been described in detail herein, various modifications to the design are possible without departing from the scope of the present invention. For example, a different type of memory chip can be used in the place of the 16M×1-bit chips 32-38 of the multi-chip module 30. Alternatively, a mixture of memory chips of different types can be used. Further, a different number of chips per multi-chip module can be used. Further, the side boards 42, 44 may be constructed according to alternative techniques that are apparent to those skilled in the art.

It will further be noted that the stacking techniques described herein may be useful in alternative applications that do not involve the stacking of memory chips. For example, the stacking techniques could be used to stack multiple buffer chips, or to stack multiple logic driver chips.

Accordingly, the scope of the present invention is intended to be defined only by reference to the appended claims.

Claims (19)

What is claimed is:
1. A multi-chip memory module, comprising:
a plurality of memory chips stacked on top of one another, each memory chip of said plurality having conductive surface mount pins; and
first and second side boards mounted to said memory chips such that said side boards are substantially parallel to one another, each side board having:
vias for receiving said surface mount pins of said memory chips, said vias arranged in rows such that each row corresponds to a respective memory chip of said plurality, vias of a bottom-most row receiving surface mount pins of a bottom-most memory chip of said plurality, said bottom-most row falling along a lower side board edge such that vias of said bottom-most row serve as surface mount terminals for surface mounting the multi-chip memory module to pads of a printed circuit board; and
conductive traces for interconnecting said vias.
2. A multi-chip memory module as defined in claim 1, wherein said vias of said bottom-most row are exposed along said lower side board edge.
3. A multi-chip memory module as defined in claim 1, wherein all memory chips of said plurality are functionally identical.
4. A multi-chip memory module as defined in claim 1, wherein the total number of surface mount terminals on said first and second side boards is greater than the number of said surface mount pins on any one of said plurality memory chips.
5. A multi-chip memory module as defined in claim 1, wherein said memory chips of said plurality are interconnected by said traces such that all memory chips of said plurality are selected simultaneously.
6. A multi-chip memory module as defined in claim 1, in combination with a memory board having surface mount pads thereon, said vias of said bottom-most row soldered to said surface mount pads. .[.7. A module that includes at least one multi-chip module, said module comprising:
a circuit board having at least first and second sets of surface mount pads;
a first plane side board including a plurality of surface mount contacts positioned along an edge of said first side board which abuts said circuit board, said plurality of surface mount contacts of said first side board being surface-mounted to said first set of surface mount pads of said circuit board such that said first side board is substantially perpendicular to said circuit board;
a second planar side board including a plurality of surface mount contacts positioned along an edge of said second side board which abuts said circuit board, said plurality of surface mount contacts of said second side board being surface-mounted to said second set of surface mount pads of said circuit board such that said second side board is substantially perpendicular to said circuit board and substantially parallel to said first side board; and
a plurality of standard surface mount chips stacked between said side boards, each chip including a plurality of pins, a portion of each pin extending beyond a chip surface which lies generally parallel to said circuit board with said chip positioned between said side boards, each chip of said plurality conductively connected to said first side board and
said second side board..].8. A module as defined in claim .[.7.]. .Iadd.12.Iaddend., wherein said first and second sets of surface mount
pads are arranged in respective first and second rows. 9. A module as defined in claim .[.7.]. .Iadd.12.Iaddend., wherein a surface area of a region between said first and second side boards on said circuit board is generally equal to a surface area occupied by one of said chips of said
plurality. 10. A module as defined in claim .[.7.]. .Iadd.12.Iaddend., wherein said standard surface mount chips of said plurality are stacked on
top of one another. 11. A module as defined in claim .[.7.]. .Iadd.12.Iaddend., wherein all chips of said plurality are functionally
identical. 12. A module .[.as defined in claim 7,.]. .Iadd.that includes at least one multi-chip module, said module comprising:
a circuit board having at least first and second sets of surface mount pads;
a first planar side board including a plurality of surface mount contacts positioned along an edge of said first side board which abuts said circuit board, said plurality of surface mount contacts of said first side boards being surface-mounted to said first set of surface mount pads of said circuit board such that said first side board is substantially perpendicular to said circuit board;
a second planar side board including a plurality of surface mount contacts positioned along an edge of said second side board which abuts said circuit board, said plurality of surface mount contacts of said second side board being surface-mounted to said second set of surface mount pads of said circuit board such that said second side board is substantially perpendicular to said circuit board and substantially parallel to said first side board; and
a plurality of standard surface mount chips stacked between said side boards, each chip including a plurality of pins, a portion of each pin extending beyond a chip surface which lies generally parallel to said circuit board with said chip positioned between said side boards, each chip of said plurality conductively connected to said first side board and said second board, .Iaddend.wherein a lower-most chip of said plurality is
soldered to said first and second sets of surface mount pads. 13. A module as defined in claim .[.7.]. .Iadd.12.Iaddend., wherein each chip of said
plurality is a memory chip. 14. A module as defined in claim 12, wherein said lower-most chip is additionally soldered to vias of said first and
second side boards. 15. A module as defined in claim 14, wherein said lower-most chip is soldered to said vias with a first solder that has a first melting point, and is soldered to said first and second sets of surface mount pads with a second solder that has a second melting point, said second melting point lower than said first melting point. .Iadd.16. A module as defined in claim 12, wherein each surface mount contact of the first and second side boards is formed by a solder joint, and at least a portion of each solder joint extends below a lower edge of the respective side board. .Iaddend..Iadd.17. A low profile multi-chip module for mounting on a circuit board substrate, comprising:
first and second support structures, each support structure including a plurality of electrically conductive paths and a plurality of surface mount contacts positioned along an edge thereof, the plurality of surface mount contacts arranged to align with corresponding surface mount pads on the circuit board substrate to electrically couple the first and second support structures to the circuit board substrate; and
at least first and second juxtaposed standard surface mount chips, the first and second chips being identical to each other, each chip having planar surfaces extending between at least a pair of opposing sides of the chip, the planar surfaces arranged generally between the support structures with the planar surfaces of adjacent chips positioned face to face, the opposite sides of each chip having a respective set of identical pins extending beyond the side of the chip toward respective ones of the support structures, at least some of each set of pins being electrically connected to respective ones of the support structures, the pins of the lower-most chip being disposed relative to the edges of the first and second support structures such that when the multi-chip module is surface mounted to the circuit board substrate the two sets of pins of the lower-most chip are soldered directly to the surface mount contacts of the first and second support structures, respectively, and to the circuit board substrate. .Iaddend..Iadd.18. The multi-chip module of claim 17, wherein the juxtaposed standard surface mount chips are interconnected by the plurality of electrically conductive paths such that all of the juxtaposed standard surface mount chips may be selected simultaneously. .Iaddend..Iadd.19. The multi-chip module of claim 17, wherein the electrical conductive paths are electrically coupled to at least some of the pins of the juxtaposed standard surface mount chips and are arranged so as to individually select at least one the juxtaposed standard surface mount chips. .Iaddend..Iadd.20. The multi-chip module of claim 17, wherein a total number of the surface mount contacts is greater than the total number of pins of the first chip. .Iaddend..Iadd.21. The multi-chip module of claim 17, wherein at least some of the pins of the juxtaposed standard surface mount chips are mechanically connected to one of the support structures. .Iaddend..Iadd.22. The multi-chip module of claim 17, wherein at least some of the pins of the juxtaposed standard surface mount chips are solder connected to one of the support structures so as to mechanically and electrically connect the pins to the support structures. .Iaddend..Iadd.23. The multi-chip module of claim 17, wherein all of the juxtaposed standard surface mount chips of the module are positioned to lie entirely between the first and second support structures. .Iaddend..Iadd.24. The multi-chip module of claim 17, wherein at least corresponding portions of the first and second support structures lie generally parallel to each other. .Iaddend..Iadd.25. The multi-chip module of claim 17, wherein the first standard surface mount chip is aligned above the second standard surface mount chip. .Iaddend..Iadd.26. The multi-chip module of claim 17, wherein the first and second support structures comprise opposing inner surfaces, and the pins of the juxtaposed standard surface mount chips extend outward beyond the inner surfaces of the first and second support structures. .Iaddend..Iadd.27. The multi-chip module of claim 17, wherein the first and second support structures are spaced apart from each other by a distance less than a distance between an outer end of a first pin on one side of the first standard surface mount chip and an outer end of a second pin on an opposite side of the first standard surface mount chip.
.Iaddend..Iadd. The multi-chip module of claim 17, wherein said planar surfaces of each chip lie generally within respective parallel planes, and each pin of at least one of the chips connects to the corresponding support structure at a location outside the space between the plane. .Iaddend..Iadd.29. The multi-chip module of claim 24, wherein the first and second support structures comprise planar side boards. .Iaddend..Iadd.30. The multi-chip module of claim 24, wherein each of the first and second support structures extends along at least a side of one of the plurality of juxtaposed standard surface mount chips. .Iaddend..Iadd.31. The multi-chip module of claim 30, wherein each support structure is formed of a unitary piece of printed circuit board material. .Iaddend..Iadd.32. The multi-chip module of claim 30, wherein the planar surfaces of each chip lie generally normal to the parallel corresponding portions of the first and second support structures. .Iaddend..Iadd.33. The multi-chip module of claim 26, wherein said first and second support structures each include a plurality of vias that are arranged to receive
at least outer ends of at least some of the pins. .Iaddend..Iadd.34. A low profile memory module comprising:
a memory board having at least a pair of surface mount pads; and
at least one multi-chip module comprising a circuit board structure on the memory board and at least two identical, standard surface mount memory chips, each chip having a plurality of substantially identical pins extending outwardly from the respective chip, the chips being stacked one above the other with corresponding pins of two chips positioned above each other generally in vertical alignment, the corresponding pins which are in general vertical alignment being separated by solder, metal contacts and a portion of the circuit board structure, the portion of the circuit board structure having metal contacts on each side and the solder connecting each metal contact to an adjacent pin of a corresponding one of the chips, the pins of a lower-most one of the chips being soldered to the surface mount pads of the memory board and being soldered to metal contacts along a bottom side of the circuit board structure such that with the multi-chip module surface mounted onto the memory board the pins of the lower-most one of the chips are disposed between the circuit board structure and the
memory board. .Iaddend..Iadd.35. A module as defined in claim 34, wherein the circuit board structure includes an interconnecting conductive path electrically connecting together the metal contacts. .Iaddend..Iadd.36. A module as defined in claim 34, wherein the portion of the circuit board structure between the metal contacts has a generally rectangular cross-sectional shape. .Iaddend..Iadd.37. A low profile multi-chip memory module having surface mount contacts for surface mounting to surface mount pads of a memory board, the memory module comprising:
at least two identical, standard surface mount memory chips stacked one above the other, each chip having a plurality of identical pins extending outwardly from the respective chip; and
at least one circuit board structure including a plurality of electrically conductive paths and a plurality of surface mount contacts positioned along a bottom edge of the circuit board structure, the plurality of surface mount contacts aligned to align with corresponding surface mount pads on the memory board to electrically couple the circuit board structure to the memory board, the circuit board structure being electrically connected to at least some of the pins of the chips, each surface mount contact being formed by solder and one of the pins of a bottom one of the memory chips, said surface mount contacts extending below the bottom edge of the circuit board structure. .Iaddend..Iadd.38. A module as defined in claim 37, wherein each chip includes a pair of opposing sides with the pins extending from both sides, and the circuit board structure supports the pins on both sides of the chips.
.Iaddend..Iadd.39. A module as defined in claim 37, wherein the circuit board structure includes a first circuit board side element and a second circuit board side element, each side element extending along a side of at least the bottom one of the chips and supporting a set of pins that extend from the respective side of an upper one of the chips, and each side element includes some of the plurality of electrically conductive paths and some of the plurality of surface mount contacts that are arranged along a lower edge of the respective side element. .Iaddend..Iadd.40. A module as defined in claim 39, wherein each side element has a generally uniform rectangular cross-sectional shape. .Iaddend..Iadd.41. A module as defined in claim 37, wherein the total number of surface mount contacts on the circuit board structure is greater than the number of the plurality of pins on any one of the standard surface mount chips. .Iaddend..Iadd.42. A module as defined in claim 37, wherein the circuit board structure is formed of a unitary piece of printed circuit board material. .Iaddend..Iadd.43. A module as defined in claim 37, additionally comprising a second circuit board structure including a plurality of electrically conductive paths and a plurality of surface mount contacts positioned along at least one edge of the second circuit board structure, the plurality of surface mount contacts arranged to align with corresponding surface mount pads on the memory board to electrically couple the second circuit board structure to the memory board, the second circuit board structure being electrically connected to at least some of
the pins of the chips. .Iaddend..Iadd.44. A module as defined in claim 37, wherein each chip has planar surfaces that extend between at least a pair of opposing sides of the chip, and the chips are arranged in the module with the planar surfaces of adjacent chips positioned face to face. .Iaddend..Iadd.45. A module as defined in claim 42, wherein the circuit board structure has a generally uniform rectangular cross-sectional shape. .Iaddend.
US09064348 1995-03-21 1998-04-22 Apparatus for stacking semiconductor chips Expired - Lifetime USRE36916E (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US08408552 US5514907A (en) 1995-03-21 1995-03-21 Apparatus for stacking semiconductor chips
US09064348 USRE36916E (en) 1995-03-21 1998-04-22 Apparatus for stacking semiconductor chips

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US09064348 USRE36916E (en) 1995-03-21 1998-04-22 Apparatus for stacking semiconductor chips

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US08408552 Reissue US5514907A (en) 1995-03-21 1995-03-21 Apparatus for stacking semiconductor chips

Publications (1)

Publication Number Publication Date
USRE36916E true USRE36916E (en) 2000-10-17

Family

ID=23616743

Family Applications (2)

Application Number Title Priority Date Filing Date
US08408552 Expired - Lifetime US5514907A (en) 1995-03-21 1995-03-21 Apparatus for stacking semiconductor chips
US09064348 Expired - Lifetime USRE36916E (en) 1995-03-21 1998-04-22 Apparatus for stacking semiconductor chips

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US08408552 Expired - Lifetime US5514907A (en) 1995-03-21 1995-03-21 Apparatus for stacking semiconductor chips

Country Status (1)

Country Link
US (2) US5514907A (en)

Cited By (42)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6225689B1 (en) * 1998-08-21 2001-05-01 Micron Technology, Inc. Low profile multi-IC chip package connector
US6278616B1 (en) * 1998-07-07 2001-08-21 Texas Instruments Incorporated Modifying memory device organization in high density packages
US6288907B1 (en) * 1996-05-20 2001-09-11 Staktek Group, L.P. High density integrated circuit module with complex electrical interconnect rails having electrical interconnect strain relief
US20020017709A1 (en) * 2000-06-07 2002-02-14 Yoshiyuki Yanagisawa Assembly jig and manufacturing method of multilayer semiconductor device
US6487078B2 (en) 2000-03-13 2002-11-26 Legacy Electronics, Inc. Electronic module having a three dimensional array of carrier-mounted integrated circuit packages
US20030040166A1 (en) * 2001-05-25 2003-02-27 Mark Moshayedi Apparatus and method for stacking integrated circuits
US20030067082A1 (en) * 2001-05-25 2003-04-10 Mark Moshayedi Apparatus and methods for stacking integrated circuit devices with interconnected stacking structure
US6552424B2 (en) 2001-08-30 2003-04-22 Micron Technology, Inc. Angled edge connections for multichip structures
US6576992B1 (en) 2001-10-26 2003-06-10 Staktek Group L.P. Chip scale stacking system and method
US6608763B1 (en) 2000-09-15 2003-08-19 Staktek Group L.P. Stacking system and method
US20030165051A1 (en) * 2000-03-13 2003-09-04 Kledzik Kenneth J. Modular integrated circuit chip carrier
US6670701B2 (en) * 2001-02-01 2003-12-30 Mitsubishi Denki Kabushiki Kaisha Semiconductor module and electronic component
US6686654B2 (en) * 2001-08-31 2004-02-03 Micron Technology, Inc. Multiple chip stack structure and cooling system
US6719568B2 (en) * 2001-12-19 2004-04-13 Sumitomo Electric Industries, Ltd. Electric circuit unit
US6734538B1 (en) 2001-04-12 2004-05-11 Bae Systems Information & Electronic Systems Integration, Inc. Article comprising a multi-layer electronic package and method therefor
US20040096812A1 (en) * 2001-01-02 2004-05-20 Myers Dawes Andras ?amp; Sherman LLP Andras Joseph C. Breadboard used for educational purposes
US6762487B2 (en) 2001-04-19 2004-07-13 Simpletech, Inc. Stack arrangements of chips and interconnecting members
US20040194301A1 (en) * 2001-03-14 2004-10-07 Kledzik Kenneth J. Method and apparatus for fabricating a circuit board with a three dimensional surface mounted array of semiconductor chips
US6806120B2 (en) 2001-03-27 2004-10-19 Staktek Group, L.P. Contact member stacking system and method
US20040214466A1 (en) * 2003-04-25 2004-10-28 Wen-Yen Lin Joint connector of printed circuit board and manufacturing method thereof
US6914324B2 (en) 2001-10-26 2005-07-05 Staktek Group L.P. Memory expansion and chip scale stacking system and method
US6940729B2 (en) 2001-10-26 2005-09-06 Staktek Group L.P. Integrated circuit stacking system and method
US7005584B2 (en) 2004-02-13 2006-02-28 Honeywell International Inc. Compact navigation device assembly
US20060107524A1 (en) * 2000-10-16 2006-05-25 Jason Engle Method and apparatus for fabricating a circuit board with a three dimensional surface mounted array of semiconductor chips
US20060249829A1 (en) * 2005-04-08 2006-11-09 Mitsuaki Katagiri Stacked type semiconductor device
US20080067657A1 (en) * 2006-09-19 2008-03-20 Taiwan Semiconductor Manufacturing Co., Ltd. Integrated circuit devices with multi-dimensional pad structures
US7405471B2 (en) 2000-10-16 2008-07-29 Legacy Electronics, Inc. Carrier-based electronic module
US20080189480A1 (en) * 2007-02-01 2008-08-07 Jung Pill Kim Memory configured on a common substrate
US7435097B2 (en) 2005-01-12 2008-10-14 Legacy Electronics, Inc. Radial circuit board, system, and methods
US7465608B1 (en) 2001-08-17 2008-12-16 Micron Technology, Inc. Three-dimensional multichip module
US7608919B1 (en) 2003-09-04 2009-10-27 University Of Notre Dame Du Lac Interconnect packaging systems
US20090267220A1 (en) * 2008-04-23 2009-10-29 Kuhlman Mark A 3-d stacking of active devices over passive devices
US7626252B2 (en) 2001-08-30 2009-12-01 Micron Technology, Inc. Multi-chip electronic package and cooling system
US7656678B2 (en) 2001-10-26 2010-02-02 Entorian Technologies, Lp Stacked module systems
US7719098B2 (en) 2001-10-26 2010-05-18 Entorian Technologies Lp Stacked modules and method
US7737549B2 (en) 2004-09-03 2010-06-15 Entorian Technologies Lp Circuit module with thermal casing systems
US7760513B2 (en) 2004-09-03 2010-07-20 Entorian Technologies Lp Modified core for circuit module system and method
US7768796B2 (en) 2004-09-03 2010-08-03 Entorian Technologies L.P. Die module system
US7804985B2 (en) 2006-11-02 2010-09-28 Entorian Technologies Lp Circuit module having force resistant construction
US20100246141A1 (en) * 2009-03-31 2010-09-30 Hong Kong Applied Science and Technology Research Institute Co. Ltd. (ASTRI) Electronic package and method of fabrication thereof
US8236610B2 (en) 2009-05-26 2012-08-07 International Business Machines Corporation Forming semiconductor chip connections
US9620473B1 (en) 2013-01-18 2017-04-11 University Of Notre Dame Du Lac Quilt packaging system with interdigitated interconnecting nodules for inter-chip alignment

Families Citing this family (92)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6205654B1 (en) * 1992-12-11 2001-03-27 Staktek Group L.P. Method of manufacturing a surface mount package
US5514907A (en) * 1995-03-21 1996-05-07 Simple Technology Incorporated Apparatus for stacking semiconductor chips
US5754405A (en) * 1995-11-20 1998-05-19 Mitsubishi Semiconductor America, Inc. Stacked dual in-line package assembly
US7166495B2 (en) * 1996-02-20 2007-01-23 Micron Technology, Inc. Method of fabricating a multi-die semiconductor package assembly
DE19626126C2 (en) * 1996-06-28 1998-04-16 Fraunhofer Ges Forschung A method of forming a spatial arrangement and spatial chip Chipanordung
US5696031A (en) * 1996-11-20 1997-12-09 Micron Technology, Inc. Device and method for stacking wire-bonded integrated circuit dice on flip-chip bonded integrated circuit dice
US5857858A (en) * 1996-12-23 1999-01-12 General Electric Company Demountable and repairable low pitch interconnect for stacked multichip modules
US6183301B1 (en) * 1997-01-16 2001-02-06 Berg Technology, Inc. Surface mount connector with integrated PCB assembly
US6163459A (en) * 1997-07-25 2000-12-19 Matsushita Electric Industrial Co., Ltd. Semiconductor mounting system and semiconductor chip
US6331938B1 (en) * 1997-10-28 2001-12-18 Surecom Technology Corporation Structural and electrical connections for stacked computer devices
US5963464A (en) * 1998-02-26 1999-10-05 International Business Machines Corporation Stackable memory card
US6207474B1 (en) 1998-03-09 2001-03-27 Micron Technology, Inc. Method of forming a stack of packaged memory die and resulting apparatus
KR100265566B1 (en) * 1998-05-12 2000-09-15 김영환 Ship stack package
KR100285664B1 (en) 1998-05-15 2001-06-01 박종섭 Stack package and method for fabricating the same
US6075284A (en) * 1998-06-30 2000-06-13 Hyundai Electronics Industries Co., Ltd. Stack package
US6051887A (en) 1998-08-28 2000-04-18 Medtronic, Inc. Semiconductor stacked device for implantable medical apparatus
US6190425B1 (en) 1998-11-03 2001-02-20 Zomaya Group, Inc. Memory bar and related circuits and methods
US6295220B1 (en) 1998-11-03 2001-09-25 Zomaya Group, Inc. Memory bar and related circuits and methods
CA2358463A1 (en) * 1999-01-08 2000-07-13 Virginia Commonwealth University Polymeric delivery agents and delivery agent compounds
US6222737B1 (en) 1999-04-23 2001-04-24 Dense-Pac Microsystems, Inc. Universal package and method of forming the same
JP3669889B2 (en) * 1999-04-28 2005-07-13 シャープ株式会社 The semiconductor integrated circuit device
US6323060B1 (en) 1999-05-05 2001-11-27 Dense-Pac Microsystems, Inc. Stackable flex circuit IC package and method of making same
JP3575001B2 (en) 1999-05-07 2004-10-06 アムコー テクノロジー コリア インコーポレーティド Semiconductor package and a method of manufacturing the same
US6849480B1 (en) 1999-05-07 2005-02-01 Seagate Technology Llc Surface mount IC stacking method and device
USRE40112E1 (en) 1999-05-20 2008-02-26 Amkor Technology, Inc. Semiconductor package and method for fabricating the same
JP3398721B2 (en) * 1999-05-20 2003-04-21 アムコー テクノロジー コリア インコーポレーティド Semiconductor package and a method of manufacturing the same
DE19928733A1 (en) * 1999-06-23 2001-01-04 Giesecke & Devrient Gmbh Semiconductor memory chip module
JP2001077301A (en) * 1999-08-24 2001-03-23 Amkor Technology Korea Inc Semiconductor package and its manufacturing method
US6572387B2 (en) 1999-09-24 2003-06-03 Staktek Group, L.P. Flexible circuit connector for stacked chip module
US6352437B1 (en) * 1999-10-20 2002-03-05 John O. Tate Solder ball terminal
KR20010064907A (en) 1999-12-20 2001-07-11 마이클 디. 오브라이언 wire bonding method and semiconductor package using it
US6262895B1 (en) 2000-01-13 2001-07-17 John A. Forthun Stackable chip package with flex carrier
US6414396B1 (en) 2000-01-24 2002-07-02 Amkor Technology, Inc. Package for stacked integrated circuits
US6437433B1 (en) 2000-03-24 2002-08-20 Andrew C. Ross CSP stacking technology using rigid/flex construction
KR100559664B1 (en) 2000-03-25 2006-03-10 앰코 테크놀로지 코리아 주식회사 Semiconductor package
US6660561B2 (en) 2000-06-15 2003-12-09 Dpac Technologies Corp. Method of assembling a stackable integrated circuit chip
US6404043B1 (en) 2000-06-21 2002-06-11 Dense-Pac Microsystems, Inc. Panel stacking of BGA devices to form three-dimensional modules
US6452278B1 (en) 2000-06-30 2002-09-17 Amkor Technology, Inc. Low profile package for plural semiconductor dies
US6552416B1 (en) 2000-09-08 2003-04-22 Amkor Technology, Inc. Multiple die lead frame package with enhanced die-to-die interconnect routing using internal lead trace wiring
US7993983B1 (en) 2003-11-17 2011-08-09 Bridge Semiconductor Corporation Method of making a semiconductor chip assembly with chip and encapsulant grinding
US7009297B1 (en) 2000-10-13 2006-03-07 Bridge Semiconductor Corporation Semiconductor chip assembly with embedded metal particle
US7129113B1 (en) 2000-10-13 2006-10-31 Bridge Semiconductor Corporation Method of making a three-dimensional stacked semiconductor package with a metal pillar in an encapsulant aperture
US7262082B1 (en) 2000-10-13 2007-08-28 Bridge Semiconductor Corporation Method of making a three-dimensional stacked semiconductor package with a metal pillar and a conductive interconnect in an encapsulant aperture
US6542376B1 (en) * 2001-03-30 2003-04-01 L-3 Communications Corporation High density packaging of electronic components
US6707684B1 (en) 2001-04-02 2004-03-16 Advanced Micro Devices, Inc. Method and apparatus for direct connection between two integrated circuits via a connector
US20020190367A1 (en) * 2001-06-15 2002-12-19 Mantz Frank E. Slice interconnect structure
US20030002267A1 (en) * 2001-06-15 2003-01-02 Mantz Frank E. I/O interface structure
US6765287B1 (en) 2001-07-27 2004-07-20 Charles W. C. Lin Three-dimensional stacked semiconductor package
US6451626B1 (en) 2001-07-27 2002-09-17 Charles W.C. Lin Three-dimensional stacked semiconductor package
US6409520B1 (en) * 2001-07-31 2002-06-25 Agilent Technologies, Inc. Structure and method for interconnection of printed circuit boards
US6573460B2 (en) 2001-09-20 2003-06-03 Dpac Technologies Corp Post in ring interconnect using for 3-D stacking
US6573461B2 (en) 2001-09-20 2003-06-03 Dpac Technologies Corp Retaining ring interconnect used for 3-D stacking
US20030234443A1 (en) * 2001-10-26 2003-12-25 Staktek Group, L.P. Low profile stacking system and method
US20050009234A1 (en) * 2001-10-26 2005-01-13 Staktek Group, L.P. Stacked module systems and methods for CSP packages
US7053478B2 (en) * 2001-10-26 2006-05-30 Staktek Group L.P. Pitch change and chip scale stacking system
US20040245615A1 (en) * 2003-06-03 2004-12-09 Staktek Group, L.P. Point to point memory expansion system and method
US7026708B2 (en) * 2001-10-26 2006-04-11 Staktek Group L.P. Low profile chip scale stacking system and method
US6486549B1 (en) 2001-11-10 2002-11-26 Bridge Semiconductor Corporation Semiconductor module with encapsulant base
US7190060B1 (en) 2002-01-09 2007-03-13 Bridge Semiconductor Corporation Three-dimensional stacked semiconductor package device with bent and flat leads and method of making same
US6891276B1 (en) 2002-01-09 2005-05-10 Bridge Semiconductor Corporation Semiconductor package device
US6542393B1 (en) 2002-04-24 2003-04-01 Ma Laboratories, Inc. Dual-bank memory module with stacked DRAM chips having a concave-shaped re-route PCB in-between
US20040057224A1 (en) * 2002-07-25 2004-03-25 Kiko Frederick J. High density electronics assembly and method
US20040252474A1 (en) * 2002-11-25 2004-12-16 Kwanghak Lee Integrated circuit stack with lead frames
US6856010B2 (en) * 2002-12-05 2005-02-15 Staktek Group L.P. Thin scale outline package
US7005350B2 (en) * 2002-12-31 2006-02-28 Matrix Semiconductor, Inc. Method for fabricating programmable memory array structures incorporating series-connected transistor strings
US7505321B2 (en) * 2002-12-31 2009-03-17 Sandisk 3D Llc Programmable memory array structure incorporating series-connected transistor strings and methods for fabrication and operation of same
WO2004061861A3 (en) * 2002-12-31 2004-10-28 Matrix Semiconductor Inc Nand memory array incorporating capacitance boosting of channel regions in unselected memory cells and method for operation of same
US7233522B2 (en) * 2002-12-31 2007-06-19 Sandisk 3D Llc NAND memory array incorporating capacitance boosting of channel regions in unselected memory cells and method for operation of same
US6841029B2 (en) * 2003-03-27 2005-01-11 Advanced Cardiovascular Systems, Inc. Surface modification of expanded ultra high molecular weight polyethylene (eUHMWPE) for improved bondability
US20040207990A1 (en) * 2003-04-21 2004-10-21 Rose Andrew C. Stair-step signal routing
US20050056921A1 (en) * 2003-09-15 2005-03-17 Staktek Group L.P. Stacked module systems and methods
US7811863B1 (en) 2006-10-26 2010-10-12 Bridge Semiconductor Corporation Method of making a semiconductor chip assembly with metal pillar and encapsulant grinding and heat sink attachment
US20050128807A1 (en) * 2003-12-05 2005-06-16 En-Hsing Chen Nand memory array incorporating multiple series selection devices and method for operation of same
US7221588B2 (en) * 2003-12-05 2007-05-22 Sandisk 3D Llc Memory array incorporating memory cells arranged in NAND strings
US7023739B2 (en) * 2003-12-05 2006-04-04 Matrix Semiconductor, Inc. NAND memory array incorporating multiple write pulse programming of individual memory cells and method for operation of same
US7227249B1 (en) 2003-12-24 2007-06-05 Bridge Semiconductor Corporation Three-dimensional stacked semiconductor package with chips on opposite sides of lead
US7009296B1 (en) 2004-01-15 2006-03-07 Amkor Technology, Inc. Semiconductor package with substrate coupled to a peripheral side surface of a semiconductor die
US7282791B2 (en) * 2004-07-09 2007-10-16 Elpida Memory, Inc. Stacked semiconductor device and semiconductor memory module
US20060033187A1 (en) * 2004-08-12 2006-02-16 Staktek Group, L.P. Rugged CSP module system and method
WO2006088270A1 (en) * 2005-02-15 2006-08-24 Unisemicon Co., Ltd. Stacked package and method of fabricating the same
US7309914B2 (en) * 2005-01-20 2007-12-18 Staktek Group L.P. Inverted CSP stacking system and method
WO2006082620A1 (en) * 2005-01-31 2006-08-10 Spansion Llc Layered semiconductor device and layered semiconductor device manufacturing method
US7446403B2 (en) * 2006-06-14 2008-11-04 Entorian Technologies, Lp Carrier structure stacking system and method
US7375418B2 (en) * 2006-06-14 2008-05-20 Entorian Technologies, Lp Interposer stacking system and method
US7494843B1 (en) 2006-12-26 2009-02-24 Bridge Semiconductor Corporation Method of making a semiconductor chip assembly with thermal conductor and encapsulant grinding
US9466545B1 (en) 2007-02-21 2016-10-11 Amkor Technology, Inc. Semiconductor package in package
USD680119S1 (en) * 2011-11-15 2013-04-16 Connectblue Ab Module
USD692896S1 (en) * 2011-11-15 2013-11-05 Connectblue Ab Module
USD668658S1 (en) * 2011-11-15 2012-10-09 Connectblue Ab Module
USD668659S1 (en) * 2011-11-15 2012-10-09 Connectblue Ab Module
USD689053S1 (en) * 2011-11-15 2013-09-03 Connectblue Ab Module
USD680545S1 (en) * 2011-11-15 2013-04-23 Connectblue Ab Module

Citations (91)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3246386A (en) * 1962-01-26 1966-04-19 Corning Glass Works Electrical connected component and method
US3290559A (en) * 1964-06-16 1966-12-06 Internat Energy Conversion Inc Modular assembly for functional electronic blocks
US3313986A (en) * 1959-05-06 1967-04-11 Texas Instruments Inc Interconnecting miniature circuit modules
US3377516A (en) * 1966-08-04 1968-04-09 Hughes Aircraft Co Cordwood package with removable plugs
US3403300A (en) * 1966-09-01 1968-09-24 Magnavox Co Electronic module
US3515949A (en) * 1967-11-22 1970-06-02 Bunker Ramo 3-d flatpack module packaging technique
US3535595A (en) * 1967-11-09 1970-10-20 Ferroxcube Corp Universal cord-wood module
US3614541A (en) * 1969-04-08 1971-10-19 North American Rockwell Package for an electronic assembly
US3671812A (en) * 1970-07-01 1972-06-20 Martin Marietta Corp High density packaging of electronic components in three-dimensional modules
US3746934A (en) * 1971-05-06 1973-07-17 Siemens Ag Stack arrangement of semiconductor chips
US3949274A (en) * 1974-05-30 1976-04-06 International Business Machines Corporation Packaging and interconnection for superconductive circuitry
US3959579A (en) * 1974-08-19 1976-05-25 International Business Machines Corporation Apertured semi-conductor device mounted on a substrate
US4017963A (en) * 1973-02-26 1977-04-19 Signetics Corporation Semiconductor assembly and method
US4116518A (en) * 1977-08-31 1978-09-26 Ncr Corporation Clip for paralleling packaged integrated circuit chips
US4116519A (en) * 1977-08-02 1978-09-26 Amp Incorporated Electrical connections for chip carriers
US4288808A (en) * 1978-01-28 1981-09-08 International Computers Limited Circuit structures including integrated circuits
US4288841A (en) * 1979-09-20 1981-09-08 Bell Telephone Laboratories, Incorporated Double cavity semiconductor chip carrier
US4364620A (en) * 1980-09-05 1982-12-21 Mostek Corporation Socket for housing a plurality of integrated circuits
US4371912A (en) * 1980-10-01 1983-02-01 Motorola, Inc. Method of mounting interrelated components
US4379259A (en) * 1980-03-12 1983-04-05 National Semiconductor Corporation Process of performing burn-in and parallel functional testing of integrated circuit memories in an environmental chamber
US4394712A (en) * 1981-03-18 1983-07-19 General Electric Company Alignment-enhancing feed-through conductors for stackable silicon-on-sapphire wafers
US4398235A (en) * 1980-09-11 1983-08-09 General Motors Corporation Vertical integrated circuit package integration
JPS58219757A (en) * 1982-06-16 1983-12-21 Toshiba Corp Semiconductor device
JPS60160641A (en) * 1984-01-31 1985-08-22 Sharp Corp Mounting of leadless package ic for board
JPS60194548A (en) * 1984-03-16 1985-10-03 Nec Corp Chip carrier
JPS60254762A (en) * 1984-05-31 1985-12-16 Fujitsu Ltd Package for semiconductor element
US4571663A (en) * 1982-06-19 1986-02-18 Ferranti Plc Electrical circuit assemblies
US4574331A (en) * 1983-05-31 1986-03-04 Trw Inc. Multi-element circuit construction
JPS6163048A (en) * 1984-09-04 1986-04-01 Toshiba Corp Memory module
JPS6175558A (en) * 1984-09-21 1986-04-17 Nec Corp Hybrid integrated circuit device
JPS61137335A (en) * 1984-12-10 1986-06-25 Toshiba Corp Semiconductor device
US4631573A (en) * 1985-05-24 1986-12-23 Sundstrand Corporation Cooled stack of electrically isolated semiconductors
US4638348A (en) * 1982-08-10 1987-01-20 Brown David F Semiconductor chip carrier
US4638406A (en) * 1984-10-04 1987-01-20 Motorola, Inc. Discrete component mounting assembly
US4642735A (en) * 1984-02-27 1987-02-10 General Electric Company Frequency synthesizer module
US4688864A (en) * 1985-04-05 1987-08-25 U.S. Philips Corporation Electronic circuit constituted by stackable modules
US4696525A (en) * 1985-12-13 1987-09-29 Amp Incorporated Socket for stacking integrated circuit packages
US4698663A (en) * 1986-09-17 1987-10-06 Fujitsu Limited Heatsink package for flip-chip IC
US4706166A (en) * 1986-04-25 1987-11-10 Irvine Sensors Corporation High-density electronic modules--process and product
US4761681A (en) * 1982-09-08 1988-08-02 Texas Instruments Incorporated Method for fabricating a semiconductor contact and interconnect structure using orientation dependent etching and thermomigration
US4770640A (en) * 1983-06-24 1988-09-13 Walter Howard F Electrical interconnection device for integrated circuits
US4821007A (en) * 1987-02-06 1989-04-11 Tektronix, Inc. Strip line circuit component and method of manufacture
US4841355A (en) * 1988-02-10 1989-06-20 Amdahl Corporation Three-dimensional microelectronic package for semiconductor chips
US4868712A (en) * 1987-02-04 1989-09-19 Woodman John K Three dimensional integrated circuit package
US4884237A (en) * 1984-03-28 1989-11-28 International Business Machines Corporation Stacked double density memory module using industry standard memory chips
US4924352A (en) * 1987-12-22 1990-05-08 Societe Anonyme Dite: Alcatel Cit Method and device for cooling an integrated circuit package
US4953005A (en) * 1987-04-17 1990-08-28 Xoc Devices, Inc. Packaging system for stacking integrated circuits
US4956694A (en) * 1988-11-04 1990-09-11 Dense-Pac Microsystems, Inc. Integrated circuit chip stacking
FR2645681A1 (en) * 1989-04-07 1990-10-12 Thomson Csf Vertical interconnection device for integrated-circuit chips and its method of manufacture
JPH02260448A (en) * 1989-03-30 1990-10-23 Mitsubishi Electric Corp Semiconductor device and radiating fin
US4996583A (en) * 1989-02-15 1991-02-26 Matsushita Electric Industrial Co., Ltd. Stack type semiconductor package
US4996587A (en) * 1989-04-10 1991-02-26 International Business Machines Corporation Integrated semiconductor chip package
JPH0396266A (en) * 1989-09-08 1991-04-22 Mitsubishi Electric Corp Semiconductor integrated circuit module
US5016138A (en) * 1987-10-27 1991-05-14 Woodman John K Three dimensional integrated circuit package
US5031072A (en) * 1986-08-01 1991-07-09 Texas Instruments Incorporated Baseboard for orthogonal chip mount
US5041395A (en) * 1989-04-07 1991-08-20 Sgs-Thomson Microelectronics S.A. Method of encapsulating an integrated circuit using a punched metal grid attached to a perforated dielectric strip
US5043794A (en) * 1990-09-24 1991-08-27 At&T Bell Laboratories Integrated circuit package and compact assemblies thereof
US5058265A (en) * 1990-05-10 1991-10-22 Rockwell International Corporation Method for packaging a board of electronic components
US5086018A (en) * 1991-05-02 1992-02-04 International Business Machines Corporation Method of making a planarized thin film covered wire bonded semiconductor package
US5107328A (en) * 1991-02-13 1992-04-21 Micron Technology, Inc. Packaging means for a semiconductor die having particular shelf structure
US5128831A (en) * 1991-10-31 1992-07-07 Micron Technology, Inc. High-density electronic package comprising stacked sub-modules which are electrically interconnected by solder-filled vias
JPH04209562A (en) * 1990-12-06 1992-07-30 Fujitsu Ltd Module structure of semiconductor package
US5140745A (en) * 1990-07-23 1992-08-25 Mckenzie Jr Joseph A Method for forming traces on side edges of printed circuit boards and devices formed thereby
US5155068A (en) * 1989-08-31 1992-10-13 Sharp Kabushiki Kaisha Method for manufacturing an IC module for an IC card whereby an IC device and surrounding encapsulant are thinned by material removal
US5198888A (en) * 1987-12-28 1993-03-30 Hitachi, Ltd. Semiconductor stacked device
US5222014A (en) * 1992-03-02 1993-06-22 Motorola, Inc. Three-dimensional multi-chip pad array carrier
US5231304A (en) * 1989-07-27 1993-07-27 Grumman Aerospace Corporation Framed chip hybrid stacked layer assembly
US5239447A (en) * 1991-09-13 1993-08-24 International Business Machines Corporation Stepped electronic device package
US5241454A (en) * 1992-01-22 1993-08-31 International Business Machines Corporation Mutlilayered flexible circuit package
US5281852A (en) * 1991-12-10 1994-01-25 Normington Peter J C Semiconductor device including stacked die
US5311401A (en) * 1991-07-09 1994-05-10 Hughes Aircraft Company Stacked chip assembly and manufacturing method therefor
US5313096A (en) * 1992-03-16 1994-05-17 Dense-Pac Microsystems, Inc. IC chip package having chip attached to and wire bonded within an overlying substrate
US5343075A (en) * 1991-06-29 1994-08-30 Sony Corporation Composite stacked semiconductor device with contact plates
US5343366A (en) * 1992-06-24 1994-08-30 International Business Machines Corporation Packages for stacked integrated circuit chip cubes
US5369058A (en) * 1993-03-29 1994-11-29 Staktek Corporation Warp-resistent ultra-thin integrated circuit package fabrication method
US5373189A (en) * 1992-08-13 1994-12-13 Commissariate A L'energie Atomique Three-dimensional multichip module
US5384689A (en) * 1993-12-20 1995-01-24 Shen; Ming-Tung Integrated circuit chip including superimposed upper and lower printed circuit boards
US5397916A (en) * 1991-12-10 1995-03-14 Normington; Peter J. C. Semiconductor device including stacked die
JPH07122842A (en) * 1993-10-25 1995-05-12 Toshiba Corp Printed wiring board
US5420751A (en) * 1990-08-01 1995-05-30 Staktek Corporation Ultra high density modular integrated circuit package
US5426566A (en) * 1991-09-30 1995-06-20 International Business Machines Corporation Multichip integrated circuit packages and systems
US5446313A (en) * 1992-05-25 1995-08-29 Hitachi, Ltd. Thin type semiconductor device and module structure using the device
US5479318A (en) * 1994-03-07 1995-12-26 Staktek Corporation Bus communication system for stacked high density integrated circuit packages with trifurcated distal lead ends
US5481133A (en) * 1994-03-21 1996-01-02 United Microelectronics Corporation Three-dimensional multichip package
US5499160A (en) * 1990-08-01 1996-03-12 Staktek Corporation High density integrated circuit module with snap-on rail assemblies
US5514907A (en) * 1995-03-21 1996-05-07 Simple Technology Incorporated Apparatus for stacking semiconductor chips
US5612570A (en) * 1995-04-13 1997-03-18 Dense-Pac Microsystems, Inc. Chip stack and method of making same
US5615475A (en) * 1995-01-30 1997-04-01 Staktek Corporation Method of manufacturing an integrated package having a pair of die on a common lead frame
JP4209562B2 (en) 1999-08-25 2009-01-14 株式会社アマダ Coordinate system correction command adding method and apparatus of the Nc data, and computer-readable recording medium storing a program for executing a coordinate system correction command addition of nc data
JP6163048B2 (en) 2013-08-22 2017-07-12 コイト電工株式会社 Lighting control system, the lighting control device and a lighting device
JP6175558B2 (en) 2014-03-31 2017-08-02 Sppテクノロジーズ株式会社 The plasma processing apparatus

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60160664A (en) * 1984-01-31 1985-08-22 Fujitsu Ltd Manufacture of semiconductor device

Patent Citations (99)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3313986A (en) * 1959-05-06 1967-04-11 Texas Instruments Inc Interconnecting miniature circuit modules
US3246386A (en) * 1962-01-26 1966-04-19 Corning Glass Works Electrical connected component and method
US3290559A (en) * 1964-06-16 1966-12-06 Internat Energy Conversion Inc Modular assembly for functional electronic blocks
US3377516A (en) * 1966-08-04 1968-04-09 Hughes Aircraft Co Cordwood package with removable plugs
US3403300A (en) * 1966-09-01 1968-09-24 Magnavox Co Electronic module
US3535595A (en) * 1967-11-09 1970-10-20 Ferroxcube Corp Universal cord-wood module
US3515949A (en) * 1967-11-22 1970-06-02 Bunker Ramo 3-d flatpack module packaging technique
US3614541A (en) * 1969-04-08 1971-10-19 North American Rockwell Package for an electronic assembly
US3671812A (en) * 1970-07-01 1972-06-20 Martin Marietta Corp High density packaging of electronic components in three-dimensional modules
US3746934A (en) * 1971-05-06 1973-07-17 Siemens Ag Stack arrangement of semiconductor chips
US4017963A (en) * 1973-02-26 1977-04-19 Signetics Corporation Semiconductor assembly and method
US3949274A (en) * 1974-05-30 1976-04-06 International Business Machines Corporation Packaging and interconnection for superconductive circuitry
US3959579A (en) * 1974-08-19 1976-05-25 International Business Machines Corporation Apertured semi-conductor device mounted on a substrate
US4116519A (en) * 1977-08-02 1978-09-26 Amp Incorporated Electrical connections for chip carriers
US4116518A (en) * 1977-08-31 1978-09-26 Ncr Corporation Clip for paralleling packaged integrated circuit chips
US4288808A (en) * 1978-01-28 1981-09-08 International Computers Limited Circuit structures including integrated circuits
US4288841A (en) * 1979-09-20 1981-09-08 Bell Telephone Laboratories, Incorporated Double cavity semiconductor chip carrier
US4379259A (en) * 1980-03-12 1983-04-05 National Semiconductor Corporation Process of performing burn-in and parallel functional testing of integrated circuit memories in an environmental chamber
US4364620A (en) * 1980-09-05 1982-12-21 Mostek Corporation Socket for housing a plurality of integrated circuits
US4398235A (en) * 1980-09-11 1983-08-09 General Motors Corporation Vertical integrated circuit package integration
US4371912A (en) * 1980-10-01 1983-02-01 Motorola, Inc. Method of mounting interrelated components
US4394712A (en) * 1981-03-18 1983-07-19 General Electric Company Alignment-enhancing feed-through conductors for stackable silicon-on-sapphire wafers
JPS58219757A (en) * 1982-06-16 1983-12-21 Toshiba Corp Semiconductor device
US4571663A (en) * 1982-06-19 1986-02-18 Ferranti Plc Electrical circuit assemblies
US4638348A (en) * 1982-08-10 1987-01-20 Brown David F Semiconductor chip carrier
US4761681A (en) * 1982-09-08 1988-08-02 Texas Instruments Incorporated Method for fabricating a semiconductor contact and interconnect structure using orientation dependent etching and thermomigration
US4574331A (en) * 1983-05-31 1986-03-04 Trw Inc. Multi-element circuit construction
US4770640A (en) * 1983-06-24 1988-09-13 Walter Howard F Electrical interconnection device for integrated circuits
JPS60160641A (en) * 1984-01-31 1985-08-22 Sharp Corp Mounting of leadless package ic for board
US4642735A (en) * 1984-02-27 1987-02-10 General Electric Company Frequency synthesizer module
JPS60194548A (en) * 1984-03-16 1985-10-03 Nec Corp Chip carrier
US4884237A (en) * 1984-03-28 1989-11-28 International Business Machines Corporation Stacked double density memory module using industry standard memory chips
JPS60254762A (en) * 1984-05-31 1985-12-16 Fujitsu Ltd Package for semiconductor element
JPS6163048A (en) * 1984-09-04 1986-04-01 Toshiba Corp Memory module
JPS6175558A (en) * 1984-09-21 1986-04-17 Nec Corp Hybrid integrated circuit device
US4638406A (en) * 1984-10-04 1987-01-20 Motorola, Inc. Discrete component mounting assembly
JPS61137335A (en) * 1984-12-10 1986-06-25 Toshiba Corp Semiconductor device
US4688864A (en) * 1985-04-05 1987-08-25 U.S. Philips Corporation Electronic circuit constituted by stackable modules
US4631573A (en) * 1985-05-24 1986-12-23 Sundstrand Corporation Cooled stack of electrically isolated semiconductors
US4696525A (en) * 1985-12-13 1987-09-29 Amp Incorporated Socket for stacking integrated circuit packages
US4706166A (en) * 1986-04-25 1987-11-10 Irvine Sensors Corporation High-density electronic modules--process and product
US5031072A (en) * 1986-08-01 1991-07-09 Texas Instruments Incorporated Baseboard for orthogonal chip mount
US4698663A (en) * 1986-09-17 1987-10-06 Fujitsu Limited Heatsink package for flip-chip IC
US4868712A (en) * 1987-02-04 1989-09-19 Woodman John K Three dimensional integrated circuit package
US4821007A (en) * 1987-02-06 1989-04-11 Tektronix, Inc. Strip line circuit component and method of manufacture
US4953005A (en) * 1987-04-17 1990-08-28 Xoc Devices, Inc. Packaging system for stacking integrated circuits
US5016138A (en) * 1987-10-27 1991-05-14 Woodman John K Three dimensional integrated circuit package
US4924352A (en) * 1987-12-22 1990-05-08 Societe Anonyme Dite: Alcatel Cit Method and device for cooling an integrated circuit package
US5198888A (en) * 1987-12-28 1993-03-30 Hitachi, Ltd. Semiconductor stacked device
US4841355A (en) * 1988-02-10 1989-06-20 Amdahl Corporation Three-dimensional microelectronic package for semiconductor chips
US4956694A (en) * 1988-11-04 1990-09-11 Dense-Pac Microsystems, Inc. Integrated circuit chip stacking
US4996583A (en) * 1989-02-15 1991-02-26 Matsushita Electric Industrial Co., Ltd. Stack type semiconductor package
US5025307A (en) * 1989-03-30 1991-06-18 Mitsubishi Denki Kabushiki Kaisha Modular semiconductor device
JPH02260448A (en) * 1989-03-30 1990-10-23 Mitsubishi Electric Corp Semiconductor device and radiating fin
FR2645681A1 (en) * 1989-04-07 1990-10-12 Thomson Csf Vertical interconnection device for integrated-circuit chips and its method of manufacture
US5041395A (en) * 1989-04-07 1991-08-20 Sgs-Thomson Microelectronics S.A. Method of encapsulating an integrated circuit using a punched metal grid attached to a perforated dielectric strip
US4996587A (en) * 1989-04-10 1991-02-26 International Business Machines Corporation Integrated semiconductor chip package
US5231304A (en) * 1989-07-27 1993-07-27 Grumman Aerospace Corporation Framed chip hybrid stacked layer assembly
US5155068A (en) * 1989-08-31 1992-10-13 Sharp Kabushiki Kaisha Method for manufacturing an IC module for an IC card whereby an IC device and surrounding encapsulant are thinned by material removal
JPH0396266A (en) * 1989-09-08 1991-04-22 Mitsubishi Electric Corp Semiconductor integrated circuit module
US5058265A (en) * 1990-05-10 1991-10-22 Rockwell International Corporation Method for packaging a board of electronic components
US5140745A (en) * 1990-07-23 1992-08-25 Mckenzie Jr Joseph A Method for forming traces on side edges of printed circuit boards and devices formed thereby
US5566051A (en) * 1990-08-01 1996-10-15 Staktek Corporation Ultra high density integrated circuit packages method and apparatus
US5420751A (en) * 1990-08-01 1995-05-30 Staktek Corporation Ultra high density modular integrated circuit package
US5561591A (en) * 1990-08-01 1996-10-01 Staktek Corporation Multi-signal rail assembly with impedance control for a three-dimensional high density integrated circuit package
US5499160A (en) * 1990-08-01 1996-03-12 Staktek Corporation High density integrated circuit module with snap-on rail assemblies
US5043794A (en) * 1990-09-24 1991-08-27 At&T Bell Laboratories Integrated circuit package and compact assemblies thereof
JPH04209562A (en) * 1990-12-06 1992-07-30 Fujitsu Ltd Module structure of semiconductor package
US5107328A (en) * 1991-02-13 1992-04-21 Micron Technology, Inc. Packaging means for a semiconductor die having particular shelf structure
US5086018A (en) * 1991-05-02 1992-02-04 International Business Machines Corporation Method of making a planarized thin film covered wire bonded semiconductor package
US5343075A (en) * 1991-06-29 1994-08-30 Sony Corporation Composite stacked semiconductor device with contact plates
US5311401A (en) * 1991-07-09 1994-05-10 Hughes Aircraft Company Stacked chip assembly and manufacturing method therefor
US5239447A (en) * 1991-09-13 1993-08-24 International Business Machines Corporation Stepped electronic device package
US5426566A (en) * 1991-09-30 1995-06-20 International Business Machines Corporation Multichip integrated circuit packages and systems
US5128831A (en) * 1991-10-31 1992-07-07 Micron Technology, Inc. High-density electronic package comprising stacked sub-modules which are electrically interconnected by solder-filled vias
US5397916A (en) * 1991-12-10 1995-03-14 Normington; Peter J. C. Semiconductor device including stacked die
US5281852A (en) * 1991-12-10 1994-01-25 Normington Peter J C Semiconductor device including stacked die
US5241454A (en) * 1992-01-22 1993-08-31 International Business Machines Corporation Mutlilayered flexible circuit package
US5222014A (en) * 1992-03-02 1993-06-22 Motorola, Inc. Three-dimensional multi-chip pad array carrier
US5313096A (en) * 1992-03-16 1994-05-17 Dense-Pac Microsystems, Inc. IC chip package having chip attached to and wire bonded within an overlying substrate
US5723903A (en) * 1992-05-25 1998-03-03 Hitachi, Ltd. Thin type semiconductor device, module structure using the device and method of mounting the device on board
US5446313A (en) * 1992-05-25 1995-08-29 Hitachi, Ltd. Thin type semiconductor device and module structure using the device
US5343366A (en) * 1992-06-24 1994-08-30 International Business Machines Corporation Packages for stacked integrated circuit chip cubes
US5373189A (en) * 1992-08-13 1994-12-13 Commissariate A L'energie Atomique Three-dimensional multichip module
US5369058A (en) * 1993-03-29 1994-11-29 Staktek Corporation Warp-resistent ultra-thin integrated circuit package fabrication method
JPH07122842A (en) * 1993-10-25 1995-05-12 Toshiba Corp Printed wiring board
US5384689A (en) * 1993-12-20 1995-01-24 Shen; Ming-Tung Integrated circuit chip including superimposed upper and lower printed circuit boards
US5493476A (en) * 1994-03-07 1996-02-20 Staktek Corporation Bus communication system for stacked high density integrated circuit packages with bifurcated distal lead ends
US5605592A (en) * 1994-03-07 1997-02-25 Staktek Corporation Method of manufacturing a bus communication system for stacked high density integrated circuit packages
US5479318A (en) * 1994-03-07 1995-12-26 Staktek Corporation Bus communication system for stacked high density integrated circuit packages with trifurcated distal lead ends
US5586009A (en) * 1994-03-07 1996-12-17 Staktek Corporation Bus communication system for stacked high density integrated circuit packages
US5552963A (en) * 1994-03-07 1996-09-03 Staktek Corporation Bus communication system for stacked high density integrated circuit packages
US5481133A (en) * 1994-03-21 1996-01-02 United Microelectronics Corporation Three-dimensional multichip package
US5615475A (en) * 1995-01-30 1997-04-01 Staktek Corporation Method of manufacturing an integrated package having a pair of die on a common lead frame
US5514907A (en) * 1995-03-21 1996-05-07 Simple Technology Incorporated Apparatus for stacking semiconductor chips
US5612570A (en) * 1995-04-13 1997-03-18 Dense-Pac Microsystems, Inc. Chip stack and method of making same
JP4209562B2 (en) 1999-08-25 2009-01-14 株式会社アマダ Coordinate system correction command adding method and apparatus of the Nc data, and computer-readable recording medium storing a program for executing a coordinate system correction command addition of nc data
JP6163048B2 (en) 2013-08-22 2017-07-12 コイト電工株式会社 Lighting control system, the lighting control device and a lighting device
JP6175558B2 (en) 2014-03-31 2017-08-02 Sppテクノロジーズ株式会社 The plasma processing apparatus

Non-Patent Citations (39)

* Cited by examiner, † Cited by third party
Title
"Alternative assembly for memory ICs," XP-002093051, Electronic Engineering, Jan. 1987, p. 22.
"Electronic Packaging & Production" article, A Cahners Publication, Jan. 1992, 2 pages.
"Introducing a Revolutionary 3 Dimensional Package Type--The SLCC," John Forthun, Advancement In Technology, Feb. 26, 1992, 12 pages.
"New levels of hybrid IC density are provided by Three-Dimensional Packaging" article, 2 pages.
1992 Proceedings, 42nd Electronic Components & Technology Conference, May 18 20, 1992. *
1992 Proceedings, 42nd Electronic Components & Technology Conference, May 18-20, 1992.
3 D Integrated Packging and Interconnect Technology, Wescon/90 Conference Record, held Nov. 13 15, 1990, Anaheim, CA. *
3-D Integrated Packging and Interconnect Technology, Wescon/90 Conference Record, held Nov. 13-15, 1990, Anaheim, CA.
Alternative assembly for memory ICs, XP 002093051, Electronic Engineering, Jan. 1987, p. 22. *
Dense Pac Microsystems, 128 Megabyte SDRAM Sodimm. *
Dense Pac Microsystems, 16 Megabit High Speed CMOS SRAM. *
Dense Pac Microsystems, 256 Megabyte CMOS DRAM. *
Dense Pac Microsystems, 3 D Technology, 1993, 15 pages. *
Dense Pac MicroSystems, Inc., Memory Products Short Form Q4, 1994, 5 pages. *
Dense Pac MicroSystems, Inc., Short Form Catalog, 1991, 20 pages. *
Dense Pac MicroSystems, Inc., Short Order Catalog, 1990, 12 pages. *
Dense Pac Microsystems, While others are still defining it . . . Our customers are cashing in flyer. *
Dense-Pac Microsystems, "3-D Technology," 1993, 15 pages.
Dense-Pac Microsystems, "While others are still defining it . . . Our customers are cashing in!" flyer.
Dense-Pac Microsystems, 128-Megabyte SDRAM Sodimm.
Dense-Pac Microsystems, 16-Megabit High Speed CMOS SRAM.
Dense-Pac Microsystems, 256-Megabyte CMOS DRAM.
Dense-Pac MicroSystems, Inc., "Memory Products--Short Form--Q4," 1994, 5 pages.
Dense-Pac MicroSystems, Inc., "Short Form Catalog," 1991, 20 pages.
Dense-Pac MicroSystems, Inc., "Short Order Catalog," 1990, 12 pages.
Electronic Packaging & Production article, A Cahners Publication, Jan. 1992, 2 pages. *
IBM Technical Disclosure Bulletin, Edge Mounted MLC Packaging Scheme, vol. 23, No. 12, May 1981. *
IBM Technical Disclosure Bulletin, Edge-Mounted MLC Packaging Scheme, vol. 23, No. 12, May 1981.
IBM Technical Disclosure Bulletin, Process for Producing Lateral Chip Connectors, vol. 32, No. 3B, Aug. 1989. *
IBM Technical Disclosure Bulletin, Vertical Chip Packaging, vol. 20, No. 11A, Apr. 1978. *
International Electronic Device Meeting, IEDM Technical Digest, Washington, D.C., Dec. 6 9, 1987. *
International Electronic Device Meeting, IEDM Technical Digest, Washington, D.C., Dec. 6-9, 1987.
Introducing a Revolutionary 3 Dimensional Package Type The SLCC, John Forthun, Advancement In Technology, Feb. 26, 1992, 12 pages. *
New levels of hybrid IC density are provided by Three Dimensional Packaging article, 2 pages. *
Patent Abstract of Japan, Publication No. 05029534, Published May 2, 1993, Inventor: Nakamura Shigemi, entitled "Memory Module", European Patent Office.
Patent Abstract of Japan, Publication No. 05029534, Published May 2, 1993, Inventor: Nakamura Shigemi, entitled Memory Module , European Patent Office. *
Research Disclosure, Organic Card Device Carrier, 31318, May 1990, No. 313. *
Tuckerman, D.B. et al., "Laminated Memory: A New 3-Dimensional Packaging Technology for MCMs" article, nCHIP, Inc., IEEE, 1994.
Tuckerman, D.B. et al., Laminated Memory: A New 3 Dimensional Packaging Technology for MCMs article, nCHIP, Inc., IEEE, 1994. *

Cited By (70)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6288907B1 (en) * 1996-05-20 2001-09-11 Staktek Group, L.P. High density integrated circuit module with complex electrical interconnect rails having electrical interconnect strain relief
US6278616B1 (en) * 1998-07-07 2001-08-21 Texas Instruments Incorporated Modifying memory device organization in high density packages
US6225689B1 (en) * 1998-08-21 2001-05-01 Micron Technology, Inc. Low profile multi-IC chip package connector
US6686655B2 (en) 1998-08-21 2004-02-03 Micron Technology, Inc. Low profile multi-IC chip package connector
US6362519B2 (en) 1998-08-21 2002-03-26 Micron Technology, Inc. Low profile multi-IC chip package connector
US6475831B2 (en) 1998-08-21 2002-11-05 Micron Technology, Inc. Methods for a low profile multi-IC chip package connector
US20060252180A1 (en) * 1998-08-21 2006-11-09 Moden Walter L Method for a low profile multi-IC chip package connector
US6486546B2 (en) * 1998-08-21 2002-11-26 Micron Technology, Inc. Low profile multi-IC chip package connector
US6773955B2 (en) 1998-08-21 2004-08-10 Micron Technology, Inc. Low profile multi-IC chip package connector
US20060254809A1 (en) * 2000-03-13 2006-11-16 Kledzik Kenneth J Modular integrated circuit chip carrier
US6487078B2 (en) 2000-03-13 2002-11-26 Legacy Electronics, Inc. Electronic module having a three dimensional array of carrier-mounted integrated circuit packages
US7796400B2 (en) 2000-03-13 2010-09-14 Legacy Electronics, Inc. Modular integrated circuit chip carrier
US20030165051A1 (en) * 2000-03-13 2003-09-04 Kledzik Kenneth J. Modular integrated circuit chip carrier
US7102892B2 (en) 2000-03-13 2006-09-05 Legacy Electronics, Inc. Modular integrated circuit chip carrier
US20020017709A1 (en) * 2000-06-07 2002-02-14 Yoshiyuki Yanagisawa Assembly jig and manufacturing method of multilayer semiconductor device
US6608763B1 (en) 2000-09-15 2003-08-19 Staktek Group L.P. Stacking system and method
US20060107524A1 (en) * 2000-10-16 2006-05-25 Jason Engle Method and apparatus for fabricating a circuit board with a three dimensional surface mounted array of semiconductor chips
US7337522B2 (en) 2000-10-16 2008-03-04 Legacy Electronics, Inc. Method and apparatus for fabricating a circuit board with a three dimensional surface mounted array of semiconductor chips
US7405471B2 (en) 2000-10-16 2008-07-29 Legacy Electronics, Inc. Carrier-based electronic module
US20040096812A1 (en) * 2001-01-02 2004-05-20 Myers Dawes Andras ?amp; Sherman LLP Andras Joseph C. Breadboard used for educational purposes
US6670701B2 (en) * 2001-02-01 2003-12-30 Mitsubishi Denki Kabushiki Kaisha Semiconductor module and electronic component
US7103970B2 (en) 2001-03-14 2006-09-12 Legacy Electronics, Inc. Method for fabricating a circuit board with a three dimensional surface mounted array of semiconductor chips
US20040194301A1 (en) * 2001-03-14 2004-10-07 Kledzik Kenneth J. Method and apparatus for fabricating a circuit board with a three dimensional surface mounted array of semiconductor chips
US7316060B2 (en) 2001-03-14 2008-01-08 Legacy Electronics, Inc. System for populating a circuit board with semiconductor chips
US6806120B2 (en) 2001-03-27 2004-10-19 Staktek Group, L.P. Contact member stacking system and method
US6734538B1 (en) 2001-04-12 2004-05-11 Bae Systems Information & Electronic Systems Integration, Inc. Article comprising a multi-layer electronic package and method therefor
US6762487B2 (en) 2001-04-19 2004-07-13 Simpletech, Inc. Stack arrangements of chips and interconnecting members
US20030040166A1 (en) * 2001-05-25 2003-02-27 Mark Moshayedi Apparatus and method for stacking integrated circuits
US20050056923A1 (en) * 2001-05-25 2005-03-17 Simpletech, Inc. Apparatus and method for stacking integrated circuits
US20100327436A1 (en) * 2001-05-25 2010-12-30 Stec, Inc. Apparatus and method for stacking integrated circuits
US20030067082A1 (en) * 2001-05-25 2003-04-10 Mark Moshayedi Apparatus and methods for stacking integrated circuit devices with interconnected stacking structure
US8686572B2 (en) 2001-05-25 2014-04-01 Stec, Inc. Apparatus for stacking integrated circuits
US7902651B2 (en) 2001-05-25 2011-03-08 Stec, Inc. Apparatus and method for stacking integrated circuits
US8344518B2 (en) 2001-05-25 2013-01-01 Stec, Inc. Apparatus for stacking integrated circuits
US7465608B1 (en) 2001-08-17 2008-12-16 Micron Technology, Inc. Three-dimensional multichip module
US6635960B2 (en) * 2001-08-30 2003-10-21 Micron Technology, Inc. Angled edge connections for multichip structures
US6591492B2 (en) 2001-08-30 2003-07-15 Micron Technology, Inc. Angled edge connections for multichip structures
US7626252B2 (en) 2001-08-30 2009-12-01 Micron Technology, Inc. Multi-chip electronic package and cooling system
US6552424B2 (en) 2001-08-30 2003-04-22 Micron Technology, Inc. Angled edge connections for multichip structures
US6686654B2 (en) * 2001-08-31 2004-02-03 Micron Technology, Inc. Multiple chip stack structure and cooling system
US6861287B2 (en) 2001-08-31 2005-03-01 Micron Technology, Inc. Multiple chip stack structure and cooling system
US6940729B2 (en) 2001-10-26 2005-09-06 Staktek Group L.P. Integrated circuit stacking system and method
US6576992B1 (en) 2001-10-26 2003-06-10 Staktek Group L.P. Chip scale stacking system and method
US6914324B2 (en) 2001-10-26 2005-07-05 Staktek Group L.P. Memory expansion and chip scale stacking system and method
US7719098B2 (en) 2001-10-26 2010-05-18 Entorian Technologies Lp Stacked modules and method
US7656678B2 (en) 2001-10-26 2010-02-02 Entorian Technologies, Lp Stacked module systems
US6955945B2 (en) 2001-10-26 2005-10-18 Staktek Group L.P. Memory expansion and chip scale stacking system and method
US6719568B2 (en) * 2001-12-19 2004-04-13 Sumitomo Electric Industries, Ltd. Electric circuit unit
US20040214466A1 (en) * 2003-04-25 2004-10-28 Wen-Yen Lin Joint connector of printed circuit board and manufacturing method thereof
US7612443B1 (en) * 2003-09-04 2009-11-03 University Of Notre Dame Du Lac Inter-chip communication
US7608919B1 (en) 2003-09-04 2009-10-27 University Of Notre Dame Du Lac Interconnect packaging systems
US8021965B1 (en) 2003-09-04 2011-09-20 University Of Norte Dame Du Lac Inter-chip communication
US8623700B1 (en) 2003-09-04 2014-01-07 University Of Notre Dame Du Lac Inter-chip communication
US7005584B2 (en) 2004-02-13 2006-02-28 Honeywell International Inc. Compact navigation device assembly
US7760513B2 (en) 2004-09-03 2010-07-20 Entorian Technologies Lp Modified core for circuit module system and method
US7768796B2 (en) 2004-09-03 2010-08-03 Entorian Technologies L.P. Die module system
US7737549B2 (en) 2004-09-03 2010-06-15 Entorian Technologies Lp Circuit module with thermal casing systems
US7435097B2 (en) 2005-01-12 2008-10-14 Legacy Electronics, Inc. Radial circuit board, system, and methods
US20060249829A1 (en) * 2005-04-08 2006-11-09 Mitsuaki Katagiri Stacked type semiconductor device
US20080067657A1 (en) * 2006-09-19 2008-03-20 Taiwan Semiconductor Manufacturing Co., Ltd. Integrated circuit devices with multi-dimensional pad structures
US7804985B2 (en) 2006-11-02 2010-09-28 Entorian Technologies Lp Circuit module having force resistant construction
US7539034B2 (en) 2007-02-01 2009-05-26 Qimonda North America Corp. Memory configured on a common substrate
US20080189480A1 (en) * 2007-02-01 2008-08-07 Jung Pill Kim Memory configured on a common substrate
US20090267220A1 (en) * 2008-04-23 2009-10-29 Kuhlman Mark A 3-d stacking of active devices over passive devices
US8194411B2 (en) * 2009-03-31 2012-06-05 Hong Kong Applied Science and Technology Research Institute Co. Ltd Electronic package with stacked modules with channels passing through metal layers of the modules
US20100246141A1 (en) * 2009-03-31 2010-09-30 Hong Kong Applied Science and Technology Research Institute Co. Ltd. (ASTRI) Electronic package and method of fabrication thereof
US8802497B2 (en) 2009-05-26 2014-08-12 International Business Machines Corporation Forming semiconductor chip connections
US9035465B2 (en) 2009-05-26 2015-05-19 International Business Machines Corporation Forming semiconductor chip connections
US8236610B2 (en) 2009-05-26 2012-08-07 International Business Machines Corporation Forming semiconductor chip connections
US9620473B1 (en) 2013-01-18 2017-04-11 University Of Notre Dame Du Lac Quilt packaging system with interdigitated interconnecting nodules for inter-chip alignment

Also Published As

Publication number Publication date Type
US5514907A (en) 1996-05-07 grant

Similar Documents

Publication Publication Date Title
US5252857A (en) Stacked DCA memory chips
US5155067A (en) Packaging for a semiconductor die
US7061092B2 (en) High-density modularity for ICS
US6774475B2 (en) Vertically stacked memory chips in FBGA packages
US6121681A (en) Semiconductor device
US6150729A (en) Routing density enhancement for semiconductor BGA packages and printed wiring boards
US5053853A (en) Modular electronic packaging system
US5465229A (en) Single in-line memory module
US5744862A (en) Reduced thickness semiconductor device with IC packages mounted in openings on substrate
US6890798B2 (en) Stacked chip packaging
US6608763B1 (en) Stacking system and method
US4891789A (en) Surface mounted multilayer memory printed circuit board
US5973392A (en) Stacked carrier three-dimensional memory module and semiconductor device using the same
US5663105A (en) Semiconductor device package side-by-side stacking and mounting system
US4530002A (en) Connection lead arrangement for a semiconductor device
US5138434A (en) Packaging for semiconductor logic devices
US5247423A (en) Stacking three dimensional leadless multi-chip module and method for making the same
US6278616B1 (en) Modifying memory device organization in high density packages
US5652462A (en) Multilevel semiconductor integrated circuit device
US20060049500A1 (en) Thin module system and method
US5412538A (en) Space-saving memory module
US5996880A (en) Method of manufacturing dual-bank memory modules with shared capacitors
US7642635B2 (en) Stacked semiconductor package
US6670701B2 (en) Semiconductor module and electronic component
US6002177A (en) High density integrated circuit packaging with chip stacking and via interconnections

Legal Events

Date Code Title Description
FPAY Fee payment

Year of fee payment: 8

REMI Maintenance fee reminder mailed
REIN Reinstatement after maintenance fee payment confirmed
SULP Surcharge for late payment
FPAY Fee payment

Year of fee payment: 12

PRDP Patent reinstated due to the acceptance of a late maintenance fee

Effective date: 20080911

AS Assignment

Owner name: STEC, INC., CALIFORNIA

Free format text: MERGER;ASSIGNOR:SIMPLETECH, INC.;REEL/FRAME:030647/0491

Effective date: 20070306

Owner name: SIMPLETECH, INC., CALIFORNIA

Free format text: CHANGE OF NAME;ASSIGNOR:SIMPLE TECHNOLOGY, INC.;REEL/FRAME:030661/0066

Effective date: 20010501

AS Assignment

Owner name: HGST TECHNOLOGIES SANTA ANA, INC., CALIFORNIA

Free format text: CHANGE OF NAME;ASSIGNOR:STEC, INC.;REEL/FRAME:036042/0390

Effective date: 20131105