USH1970H1 - Variable function programmed system - Google Patents

Variable function programmed system Download PDF

Info

Publication number
USH1970H1
USH1970H1 US07/473,541 US47354190A USH1970H US H1970 H1 USH1970 H1 US H1970H1 US 47354190 A US47354190 A US 47354190A US H1970 H USH1970 H US H1970H
Authority
US
United States
Prior art keywords
integrated circuit
circuit
memory
chip
computer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US07/473,541
Other languages
English (en)
Inventor
Gary W. Boone
Michael J. Cochran
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Texas Instruments Inc
Original Assignee
Texas Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Family has litigation
First worldwide family litigation filed litigation Critical https://patents.darts-ip.com/?family=27577877&utm_source=google_patent&utm_medium=platform_link&utm_campaign=public_patent_search&patent=USH1970(H1) "Global patent litigation dataset” by Darts-ip is licensed under a Creative Commons Attribution 4.0 International License.
Priority claimed from US05/856,932 external-priority patent/US4242675A/en
Application filed by Texas Instruments Inc filed Critical Texas Instruments Inc
Priority to US07/473,541 priority Critical patent/USH1970H1/en
Application granted granted Critical
Publication of USH1970H1 publication Critical patent/USH1970H1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/04—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of a single character by selection from a plurality of characters, or by composing the character by combination of individual elements, e.g. segments using a combination of such display devices for composing words, rows or the like, in a frame with fixed character positions
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/02—Digital computers in general; Data processing equipment in general manually operated with input through keyboard and computation using a built-in program, e.g. pocket calculators
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/14—Digital output to display device ; Cooperation and interconnection of the display device with other functional units
    • G06F3/1407—General aspects irrespective of display type, e.g. determination of decimal point position, display with fixed or driving decimal point, suppression of non-significant zeros

Definitions

  • This invention relates to calculators and, more particularly, to a variable function fixed program calculator capable of being fabricated as a monolithic integrated semiconductor system utilizing contemporary semiconductor technology.
  • the calculator includes a control memory such as a programmable logic array (PLA), a program memory such as a read only memory (ROM) and means for performing arithmetic and logic modification of registered data including binary coded decimal (BCD), bit-parallel digit-serial decimal arithmetic, and set-reset-toggle (SRT) FLAG data modification.
  • PLA programmable logic array
  • ROM read only memory
  • BCD binary coded decimal
  • SRT set-reset-toggle
  • Another object of the invention is to provide a calculator system which is capable of being fabricated as a monolithic integrated semiconductor system. More particularly, it is an object of the invention to provide such calculator system which is capable of being fabricated as a monolithic integrated metal-insulator-semiconductor system utilizing contemporary metal-insulator-semiconductor technology.
  • This object is accomplished in accordance with the present invention by providing a random access memory shift register system which requires approximately one-third the area of conventional shift register systems, providing internal generation of multiphase clocks from a single phase input clock which is included in the calculator but which is external to the monolithic structure and by providing a common programmed scanning system in the monolithic structure to provide both keyboard encoding and display decoding with minimum external connections between the monolithic system and the keyboard and display.
  • the total number of connections from the monolithic structure to other calculator subsystems such as the keyboard, display and power supply are therefor minimized so that the monolithic structure is capable of being packaged in a conventional twenty-eight or forty pin package.
  • This object is accomplished with the present invention by providing a programmable read only memory which provides a fixed program for the calculator system in accordance with the desired function of the calculator system and by providing programmable logic arrays for decoding and encoding the input, output and operating data by masking such data to any desired format.
  • the programmable read only memory and the programmable logic arrays are easily modified by changing only the gate-insulator mask for the metal-insulator-semiconductor integrated system embodiment during the fabrication process.
  • Yet another object of the invention to provide a calculator with improved means for encoding keyboard commands and status information and which also functions as a direct interface means between a display decoder and a display for segmented and/or individual-decimal-numerical displays.
  • This object is accomplished in accordance with the invention by providing a programmed scanning system to service both the keyboard input and display output, thereby minimizing hardware requirements for the key input system.
  • Four keyboard input pins combine with eleven scanner output pins to allow a total of forty-four distinct keys and/or switches.
  • the programmed routine residing in the read-only memory encodes the input form the keyboard array under program control.
  • the scanning system operates at a slow enough rate to eliminate the need for any external keyboard drive circuitry and allows direct drive of large capacitance loads with response consistent to the scan rate.
  • the scan program includes an encoding routine to effectively defeat transient noise and key bounce types of interference from the keyboard.
  • An additional advantage of the keyboard scanning system then is that it requires few diodes, no amplifiers and simple switches which need not be low resistance or low bounce time switches.
  • the display output includes internal segment or digit decoding, digit-blanking and zero suppression logic and utilizes the same scanning system as the keyboard.
  • the display itself may be comprised of light-emitting diodes, liquid crystal, cold cathode gas discharge display elements, fluorescent display elements, multi-digit single-envelope cold-cathode gas-discharge tubes, incandescent display elements, etc.
  • the multiple display capability is provided by the generally defined digit scanning and segment or numeral decoding system and by providing for an inter-digit blanking signal which is variable in terms of leading and trailing edge blanking intervals and in terms of its application to either the segment drivers or the digit drivers or both.
  • the output decoder is comprised of a programmable logic array segment decoder circuit which can be programmed to accommodate any seven, eight, nine, ten segment or ten digit numerical display font plus a right or left decimal point. In this manner the calculator system of the present invention is essentially insensitive to the selection of a display which is utilized in conjunction with it.
  • Another object of the invention is to allow both constant-operand and chained-intermediate-result type of calculations in a fully algebraic manner. This object is accomplished by providing an operator selectable control or mode switch to distinguish the constant-operand mode from the chained-intermediate-result mode of operation and by providing a fixed program decision routine in the read only memory array to detect the desired mode and effect it.
  • This object is accomplished in accordance with the present invention by utilizing a fixed program routine stored in the read only memory which adds the numeral five to the least significant digit which is to be lost. In this manner, a one is added to the second least significant digit which is to be kept when the least significant digit which is to be lost is greater than or equal to five.
  • Another object of the invention is to provide a calculator system with minimum power dissipation in order to provide a uniquely portable desk top calculator with good battery life.
  • This object is accomplished in accordance with the present invention by provision of special control circuits to turn off dissipating functional elements except when such functional elements are actually being used and by provision of special pre-charge ratioless circuits within an metal-insulator-semiconductor embodiment of the read only memory, programmable logic array and arithmetic logic unit functional subsystems.
  • the instruction output from the read only memory need be detected only one per instruction cycle; a power control is applied to the read only memory decoder effecting a duty cycle of ⁇ fraction (2/13) ⁇ ths of the nominal static power dissipation to eliminate DC currents so that only transient CV 2 f power is disipated.
  • FIGS. 1 and 2 are block diagrams illustrating the calculator system of the present invention
  • FIG. 3 is a block diagram functionally describing data block 204 of one embodiment of the calculator system of the invention.
  • FIG. 4 is a block diagram of the FLAG registers illustrating the operation thereof
  • FIG. 5 is a symbolic representation of the basic command word format and instruction map utilized in an embodiment of the calculator system
  • FIG. 6 is a graph illustrating the basic instruction cycle timing for the calculator system
  • FIG. 7 is a graph representing the scan cycle timing for the keyboard and display scan and relates the scan cycle to the instruction cycle timing period
  • FIG. 8 is a representation of the data format for the A register, B register, C register, FA FLAG register, FB FLAG register and display;
  • FIG. 9 is a graph representing the keyboard program timing showing that the input-sensing program provides protection against transient noise, double-entry, leading-edge bounce and trailing-edge bounce;
  • FIGS. 10 and 11 are planar diagrams showing exemplary calculator keyboards utilized in conjunction with the present calculator system
  • FIG. 12 is a circuit diagram of the display element showing the input and output connections to the digit scanning circuits
  • FIG. 13 is a diagram showing a representative display font of a display utilized in conjunction with an embodiment of the present invention.
  • FIG. 14 is a graph showing how the segment drive includes the digit drive of an embodiment of the invention.
  • FIG. 15 is a circuit diagram of an interface circuit between the display elements and the scanning circuits in an embodiment of the present invention.
  • FIG. 16 is a circuit representation of a keyboard utilized in conjunction with the described calculator embodiment including the interconnections to the scanning circuits;
  • FIG. 17 is a logic and circuit diagram of metal-insulator-semiconductor embodiment of the calculator system of the invention which is further comprised of FIGS. 17A-Z;
  • FIGS. 18A-D are diagrams showing the metal-insulator-semiconductor circuit equivalents of various logic gates shown in FIG. 17;
  • FIG. 19 is a circuit diagram illustrating the metal-insulator-semiconductor equivalent circuits of shift register cells 541 utilized in the commutator of the random access memory array shift register system utilized in the embodiment of FIG. 17;
  • FIG. 20 is a circuit diagram illustrating the metal-insulator-semiconductor driver circuit for the shift register cells of FIG. 19;
  • FIG. 21 is a diagram illustrating the circuit equivalents of the programmable logic arrays (PLA) utilized in the embodiment of FIG. 17;
  • FIGS. 22A-T are flow charts showing the programs stored in the programmable read only memory of an embodiment of the calculator system to provide desk top calculator functions including floating decimal point operation, input routines and output routines;
  • FIG. 23 is a planar view of the packaged monolithic structure showing terminal interconnects to the keyboard, display drivers and power supply.
  • a variable function programmed calculator which includes a fixed program stored in a read only memory is capable of being fabricated as a monolithic integrated semiconductor system.
  • the described embodiment is capable of being fabricated as a monolithic integrated metal-insulator-semiconductor system utilizing contemporary metal-insulator-semiconductor technology.
  • the calculator system may be programmed to perform desk top calculator functions including floating decimal point operation or may be programmed to perform other useful operations.
  • a monolithic structure of the calculator system includes a fixed program which is programmed in the programmable read only memory by modifying one of five or seven masks (the gate-insulator mask) during the fabrication process.
  • the input, output and operating format of data within the calculator system is programmable in programmable logic arrays by altering the same masks.
  • the calculator system is first described in terms of the functional relationship between its various subsystems, then in terms of a specific circuits and finally in terms of the fixed programs stored in the read only memory.
  • Program block 201 comprises a read only memory (ROM) 208 for storing fixed programs to operate the calculator in a desired manner and program counter (PC) 209 .
  • Control block 202 comprises instruction register (IR) 190 for storing a control instruction, control decoders 191 for decoding control instructions and jump condition circuit 192 .
  • Timing block 203 comprises a clock generator 143 , a timing generator 194 , digit and FLAG mask decoders 195 , and key input log 196 .
  • Data block 204 comprises random access memory shift register system and FLAG data storage array 206 , decimal arithmetic unit 207 and FLAG logic unit 229 .
  • Output block 205 comprises segment output decoder 198 and digit scanner outputs 197 .
  • Data block 204 includes means for providing decimal or hexadecimal data storage and means for providing basic operations.
  • the storage structure of the present embodiment is parallel for decimal or hexadecimal digits; therefore, each interconnect 210 coupling the various functional elements symbolize four physical interconnections.
  • a register 211 , B register 212 and C register 213 of memory array shift register system 206 comprise the primary decimal or hexadecimal storage means for the calculator logic unit
  • 1-bit dynamic shift register delay circuits 214 are utilized to provide recirculating refresh of primary registers 211 , 212 and 213 .
  • the outputs of A register 211 and C register 213 are input to the U selector 215 .
  • a binary or binary coded decimal (BCD) adder 217 calculates the sum of difference between U and V, i.e., U+V or U ⁇ V.
  • U is the plus side of the adder;
  • V is the minus side of the adder.
  • a ⁇ data selector 218 provides means for short and long path shifting operations. An output from adder 217 to an input of ⁇ data selector 218 corresponds to the normal path in which no shift is provided.
  • the delayed adder input 225 to ⁇ data selector 218 corresponds to the long path in which a left shift is provided.
  • the UV logical OR-gate 224 input to ⁇ data selector 218 corresponds to a short path which provides for a right shift.
  • Data selector 219 selects the input to A register 211 as either the ⁇ output of ⁇ data selector 218 or the delayed B register 212 output or the delayed A register output.
  • Data selector 200 selects the input to the B register as either the ⁇ output of ⁇ data selector 218 or the delayed A register 211 output or the delayed B register 212 output.
  • Data selector 221 selects the input to the C register as either the ⁇ output of ⁇ data selector 218 or the delayed C register 213 output.
  • Jump condition latch circuit 192 is loaded with the carry-borrow output of adder 217 .
  • a register 211 , B register 212 and C register 213 each provide dynamic recirculating storage for thirteen decimal or hexadecimal digits in the present embodiment.
  • Adder 217 , U data selector 215 , V data selector 216 , ⁇ data selector 218 , A data selector 219 , B data selector 220 and C data selector 221 provide means for arithmetic and logical modification of the contents of registers 211 , 212 , and 213 by synchronous operation of selector and adder controls which is henceforth described in detail in the section describing control block 202 .
  • data block 204 is illustrated with respect to 1-bit status or FLAG element storage and operation.
  • the coupling of the functional elements is indicated by interconnects 230 .
  • Two 12-bit register FA register 226 and FB register 227 provide means for storage of status or FLAG information.
  • the outputs of FA register 226 and FB register 227 are delayed by 1-bit by means of dynamic shift register elements 228 before being input to FLAG operation logic unit 229 .
  • the A and B outputs of FLAG operation logic unit 229 are coupled to FLAG registers 226 and 227 .
  • Operations of FLAG operation logic unit 229 include recirculation, set, reset and toggle of individually addressed FLAGs; and, exchange and compare of FA and FB pairs of FLAGs.
  • Controls SUB, FFLG, RFLG, SFLG, SLAG, and XFLAG are generated to perform the desired operation on a particular addressed FLAG or pair of FLAGs.
  • the operation compare FLAG and the operation test FLAG result in an output from FLAG operation unit 229 to condition circuit 192 .
  • the control mechanism for these FLAG operations are henceforth described in detail in the section describing control block 202 below.
  • control 202 The functions of control 202 are to accept instruction words from program control block 201 , interpret the instruction word and a condition flip-flop as a command word for a subsequent instruction cycle and decode certain controls which operate data selectors and logic units in data block 204 , program block 201 and output block 205 .
  • I-bit 230 distinguishes jump from non-jump instructions.
  • I-bit 230 is a logical 0, then the instruction is a jump instruction and M-bit 231 distinguishes between true and false conditional jumps while the remaining bits of M field 232 , S field 233 , R field 234 and ⁇ field 235 contain the absolute address associated with the jump.
  • the instruction is a jump instruction (as indicated by a logical O being in the I-bit), but the jump condition is not satisfied, then ordinary incrementation of the program counter is effected.
  • N 3 constant values
  • the assignment of the 6 masks and 3 constants depends upon the desired data word format.
  • Table I The selections shown in Table I are utilized in the programming of a floating point decimal calculator function in accordance with the present invention.
  • S-bit 233 of the command word controls three functional elements in data block 204 .
  • S-bit 233 distinguishes add from subtract in binary or BCD adder 217 , distinguishes left shift from right shift in the ⁇ shift logic and distinguishes A from B in the FLAG operation logic.
  • Add, shift and FLAG operations are exclusive operations and therefore require no further decoding.
  • R field 234 distinguishes among arithmetic, exchange and keyboard input instructions as described in conjunction with TABLE II below. When the binary value contained in R field 234 is between 1 and 5, an arithmetic operation is indicated and U data selector gate 215 and V data selector gate 216 are controlled to enable the variables indicted in TABLE II as inputs to adder 217 .
  • ⁇ field 235 determines the selection of the output from ⁇ data selector 218 to A register 211 , B register 212 , C register 213 or none of these ⁇ data selector outputs. As shown in TABLE III, three codes are decoded to enable the output of ⁇ data selector 218 to be input to A register 211 , B register 212 and C register 213 ; and the fourth code provides means for a no-op code to enable a class of keyboard synchronization and encoding instructions.
  • Condition circuit 192 reflects the status of the calculator at any given point in the execution of its fixed program. It is combined with the contents of Ma-bit 231 to determine if a jump instruction is to be executed or skipped.
  • Condition circuit 192 is loaded with a carry-borrow (C/B) result of an arithmetic operation, the contents of any FLAG test or comparison (FA:FB) of any pair of FLAGs with a common (FMSK) address, the scanned conductance(closed equals 1) of key matrix cross-points of the keyboard switches in normal scanning sequence,or the value of a particular digit scanner state, for example, D 11 .
  • C/B carry-borrow
  • FA:FB FLAG test or comparison
  • FMSK common
  • the carry-borrow and FLAG inputs to the condition circuit provide means for convenient branch operations whereby the sequential program execution can be made dependent on results of data, on arithmetic register operations, and on the current status of the calculator system as indicated by any of a plurality of status memories (FLAGs) as for example in the illustrated embodiment in which 26 FLAGs are available.
  • FLAGs status memories
  • the key matrix and digit scanner inputs to the condition circuit provide means for convenient and efficient synchronization and encoding under program control of a plurality of keyboard inputs, as for example in the present illustrated embodiment, 44 inputs are available.
  • TABLE IV shows the coding and operation of these instructions.
  • the WAIT operations provide control means to recirculate program counter (PC) 209 at its current value (not incremented) until the WAIT condition (D 11 , KN, or KP) is satisfied.
  • a register operation which subtracts the numeral 1 from the mantissa of A register 211 can be associated with the D 11 WAIT condition and is associated with the KN and KP WAIT condition instruction.
  • the logical shift and FLAG initialization instructions are also shown in TABLE IV.
  • the function of the subsystem within timing block 203 is to generate three phase internal clocking (internal being within the monolithic structure of the preferred MOS embodiment) from an external single phase oscillator voltage, generate internal state and digital timing based upon the clocking inputs and provide digit and FLAG masking decoders.
  • the basic instruction cycle timing for the calculator is illustrated in FIG. 6 .
  • the ⁇ system timing input 240 is a square wave provided by an oscillator with approximately 50% duty cycle.
  • the 3 internal clock ⁇ 1 , ⁇ 2 and ⁇ 3 provide signals 241 , 242 and 243 , respectively, which are derived from the ⁇ system clock by means of a recirculating ring counter.
  • each digit of add or subtract calculation utilizes one full set of clock pulses ⁇ 1 , ⁇ 2 , and ⁇ 3 .
  • the full set of clock pulses is considered a state; consider for example the first state S 1 with a corresponding signal 244 .
  • the 13 states are generated by means of a feedback shift counter. Although the 13 states and 13 digit registers will allow storage of 13-digit numbers, a generalized floating point notation which is more convenient from the standpoint of program storage and manipulation of data is utilized in accordance with the present invention.
  • Mantissa field 245 which has N digits, the first of which is the least significant digit (LSD), the last of which is the overflow digit (OVF) and the (N ⁇ 1)th digit of which is the most significant digit (MSD); masks are thus provided for the mantissa, the LSD, the MSD and the OVF.
  • EXP exponent
  • DPT display
  • the masks are individually adjustable so that variable functioning systems can be accommodated within the calculator system.
  • variations of the masks are effected by varying the gate oxide mask during the fabrication process to change the calculator operation.
  • timing block 203 controls the addressing of FLAGS.
  • the addressing of FLAGs is essentially a one out of thirteen selection and is accomplished by the FLAG maske decoder.
  • FIG. 7 illustrates the scan cycle timing for the keyboard and display scan and relates the scan cycle to the instruction cycle timing period.
  • both the keyboard inputs and display outputs are scanned with the same scan signals.
  • the number of pins required to package the system as s monolithic integrated semiconductor structure are reduced to a minimum and the internal system logic is simplified. It is desirable to scan at a rate which is slow enough to be consistent with conventional displays such as a neon tube display in addition to, for example, a liquid crystal display and simultaneously to calculate at a very high rate.
  • the scanner of the present invention operates by nesting multiple instruction cycles within a scan cycle.
  • each digit from the registers is recovered in sequence and synchronously displayed.
  • the digit counter is itself clocked by a particular state, for example, state S 13 and operated by a feedback shift counter similar to the state feedback shift counter.
  • the digit feedback shift counter counts down modulo 11 whereas the state counter counts up modulo 13 .
  • the real-time most-significant-first scan which results provides means for implementation of zero suppression logic in the display.
  • FIG. 8 illustrates the data format for A register 211 , B register 212 , C register 213 , FA FLAG storage element 226 , FB FLAG storage element 227 , and the display.
  • a numeric example is shown in the register format 260 in order to clarify the operation of the digit masks.
  • the decimal points (DPT) is shown equal to 2. Therefore, in display format 261 , the decimal appears at the D 3 location.
  • the mantissa field is shown in the example for an 8 digit calculator system to exist between S 11 and S 3 .
  • timing block 203 includes the key input logic.
  • the function performed by this logic is buffering and synchronization to the internal instruction cycle.
  • the subsystem of program block 201 is comprised of read only memory (ROM) 208 and program counter (PC) 209 .
  • Read only memory 208 functions as a storage means for a linear program list which in the present embodiment contains 320 11-bit instruction words to provide the fixed programs which perform the particular calculator functions.
  • Various embodiments of the calculator system are therefore provided by providing various combinations of programs in read only memory 208 .
  • Read only memory 208 may be programmed in accordance with the techniques described in U.S. Pat. No. 3,541,343 to R. H. Crawford et al, titled Binary Decoder.
  • the programs may include keyboard input routines, internal format routines, internal calculation routines and display format routines. Specific programs utilized in conjunction with the desk top calculator function of the calculator system of the invention and the programming of the calculator system to perform other functions are described in a later section.
  • Program counter 209 is, in the present embodiment, a 9-bit dynamic storage register which accepts a new input during each instruction cycle.
  • the new input is either the program count itself, the program count incremented by 1 or 9-bits from the previous instruction word.
  • These three inputs provide WAIT instructions, normal operating instructions and jump instructions, respectively.
  • program block 201 One function of program block 201 is to provide a defeat mechanism by which malfunction of the keyboard encoding procedure is prevented.
  • the input-sensing program provides protection against transient noise, double-entry, leading-edge bounce, and trailing-edge bounce, as shown in FIG. 9 .
  • An ‘IDLE’ routine sequentially scans the [KO], [KN] and [KQ] inputs until a non-quiescent input is detected. The input is sampled again 2.5 ms later by a “TPOS” routine to distinguish a valid key-push from the transient noise. If the test is positive, then (5 ms after the initial detection) the program jumps to a ‘NBR’ or ‘OPN’ entry routine; otherwise, it returns to the ‘IDLE’ routine.
  • the ‘NBR’ routine enters the number which is keyed-in into the display register; ‘OPN’ performs the keyed-in operation. Both routines terminate in a jump to a ‘TNEG’ routine. ‘TNEG’ performs a scan of the [KN], [KO] and [KQ] inputs to determine that the entire keyboard is in its quiescent condition. After a successful (negative) test the program jumps back to the ‘IDLE’ routine.
  • Number Keys There are ten numeric keys and a decimal point key. Operation of the [O], [1], [2],[3], [4], [5], [6], [7], [8], and [9] keys left-shifts the display register one digit and enters the corresponding number into the least-significant digit.
  • the [.] key is operated in normal sequence of figure entry. If it is not used, the point is assumed to be after the last numeric entered. The entry mode is always floating.
  • Point Switch Floating or fixed mode of operations is selected by an 11-position switch [F]-[9]-[8]-[7]-[6]-[5]-[4]-[3]-[2]-[1]-[O]. Positions [O] through [9] are used for fixed-point calculations results; the [F] position selects full-floating operation.
  • Operation Keys With 10 Number Keys, 2 Mode Switches, 11-position Point Switch, and 44 Matrix Crosspoints, there remains space for a total of 21 possible operation keys. These key locations are sufficient to include the two main keyboard configurations illustrated in FIGS. 10 and 11.
  • Interlock Key routines are functional hybrids of (momentary) operation keys and (static) mode switches. They provide a mechanism for interlocking the operation of the Calculator System to the operation of other device.
  • the Calculator System may be programmed for at least three additional types of applications by the operation of Interlock Key routines, as follows: the Calculator System (master) controlling of a Slave Device (e.g., print mechanism or print control circuit); slave operation of the Calculator System by a Master Device (e.g., a remote controller through a real-time communication medium); and multiprocessing by a plurality of Calculator Systems of the present invention according to a preprogrammed interlock routine for determination of priority and effecting of intercommunication.
  • a Slave Device e.g., print mechanism or print control circuit
  • slave operation of the Calculator System by a Master Device e.g., a remote controller through a real-time communication medium
  • multiprocessing by a plurality of Calculator Systems of the present invention according to a preprogramme
  • the Digit Driver (D 1 , D 2 , D 3 , D 4 , D 5 , D 6 , D 7 , D 8 , D 9 , D 10 , D 11 ) outputs of digit decoder 195 are used to scan-encode the keyboard and to scan the display.
  • An inter-digit blanking signal is gate-mask programmed to disable the digit drivers for interface to particular display devices.
  • the polarity of the digit signals is positive; that is, during Di, Di is conducting to VSS. This is provided in the described MOS calculator system embodiment in order to effectively scan the keyboard matrix.
  • the Segment Driver (SA, SB, SC, SD, SE, SF, SG, SH, SI, SJ, SP) outputs of the segment decoder 198 are gate-mask programmed for direct compatibility with 7- and 8-segment (plus decimal point) displays.
  • both inter-digit blanking and segment polarity can be selected.
  • the inter-digit blanking signal is programmable in increments of 12 microseconds (nominal); and it can be applied to either digit drivers or segment drivers, or both.
  • the leading zeros high-order zeros before the decimal point or a non-zero figure) are suppressed by disabling all segment drivers.
  • the described Calculator System embodiment digit and segment decoders have been programmed for a 7-bar digit-blanked characteristic with positive segment decoding (segment A “on” is decode as SA conducting to VSS).
  • the display font is illustrated in FIG. 13 .
  • the complete coding of the numerals, error (E) and minus ( ⁇ ) indications are shown.
  • SH is not used for display but outputs information useful for testing purposes.
  • SI and SJ are available in hardware for use with numeric displays with one terminal (e.g., cathode) per numeral. However, these output are not used for segmented displays in order to allow the monolithic integrated semiconductor embodiment of the Calculator System to be placed in a 28-pin packaging.
  • the scan rate is 156 microseconds per digit.
  • the present embodiment is programmed for 12-microsecond leading-edge blanking and 12-microsecond trailing-edge blanking on the digit drivers only.
  • the segment drive covers the digit drive, as illustrated in FIG. 14 .
  • An interface circuit which includes bi-polar transistors 15 for a common-cathode 7-bar LED display is shown in FIG. 15 .
  • the interface circuit of the present embodiment is fabricated on a separate semiconductor substrate.
  • FIG. 16 illustrates the key assignment of the described calculator embodiment.
  • Each key, e.g., 340 is a Form A normally open single pole, single throw switch, which has meaning for the particular input routine programmed in ROM 208 .
  • Mode Switches discussed previously in the Program Block section could in some embodiments be in the form of jumper wires, thus more permanently selecting a particular mode for a particular model or family of equipment.
  • a “master program” involving a single embodiment of the invention could economically and feasibly cover the whole family of distinct operational characteristics.
  • the calculator system according to the present invention has been discussed in terms of the function within each block of FIGS. 1 and 2.
  • the calculator system is described in terms of logic system and circuit elements which comprise the present calculator system embodiment which as previously noted is capable of being fabricated as a monolithic integrated semiconductor system utilizing contemporary MOS or MIS manufacturing technology.
  • the complete calculator system of the present embodiment except for the keyboard illustrated separately in FIG. 16, the display element shown separately in FIGS. 12-14 and the display driver illustrated separately in FIG. 15 .
  • the logic/circuit diagram of FIG. 17 is comprised of 26 figures, FIGS. 17A through 17Z which are put together as illustrated in FIG. 17 .
  • program counter 209 provides a 9-bit address 501 to ROM 208 .
  • the data output 501 from ROM 208 is then transmitted to instruction register 190 .
  • outputs 503 of instruction register 190 are distributed to jump-condition circuit 192 ; R decoder 191 A, control decoder 191 B, and ⁇ decoder 191 C of decoder 191 in control 202 ; and, FLAG and digit mask decoder circuits 195 A and 195 B is mask decoder circuits 195 of timing block 203 .
  • R decoder outputs 504 control U data selectors 215 and V data selectors 216 in data arithmetic logic unit 207 .
  • the condition output 507 of jump condition circuit 192 controls jump gates 508 in program counter functional element 209 .
  • Outputs 509 of ⁇ decode 218 control the A data selector gates 219 , the B data selector gates 220 and the C data selector gates 221 in arithmetic logic unit 207 .
  • Outputs 513 of control decoder 191 B operate the condition selector gates 514 in jump condition circuit 192 .
  • Outputs 515 of control decoder 191 B operate WAIT -KN- KP selector gate 516 of keyboard input circuit 196 .
  • Outputs 517 of control decoder 191 B operate ⁇ gates 218 in arithmetic logic unit 207 .
  • outputs 518 of digit and FLAG mask decoders 195 drive FA and FB FLAG operation logic gates 519 and 520 .
  • Outputs 521 of FLAG mask decoder 195 A operate keyboard synchronizing buffer control circuit 522 in keyboard input logic 196 .
  • Output 523 of FLAG mask decoder 195 A provides a synchronizing time pulse to jump-condition circuit 192 .
  • Outputs 524 of digit mask decoder 195 B is input to R decoder circuit 191 A and to FLAG mask decoder 195 B to discriminate FLAG commands from data operation commands.
  • Output 526 from digit mask decoder 191 B provides a sub-addressing timing mask to ⁇ gate control circuit 527 and through the ⁇ decoder outputs 509 to A data selector gates 510 , B data selector gates 511 and C data selector gates 512 in arithmetic logic unit 207 ; and, to carry-borrow detection gate 528 of jump-condition circuit 192 .
  • Output 529 of digit mask decoder 191 B provides a right shift command to ⁇ control circuit 527 in arithmetic logic unit 207 .
  • Output signals 536 of A register 211 of the FLAG and data storage array 206 are transmitted to AA buffer circuit 542 in segment decoder 198 .
  • FIG. 17 is described in terms of conventional logic symbology using positive logic convention. However, additional notation has been included to clarify the particular MOS circuit embodiment which have been chosen to meet transient,voltage level and timing requirements of the system.
  • FIG. 18A illustrates five different inverters which appear in FIG. 17 and their respective MOS circuit equivalents.
  • FIG. 18B illustrates five corresponding types of NAND gates and their respect to MOS circuit equivalents
  • FIG. 18C illustrates five corresponding types of NOR gates and their respect to MOS circuit equivalents.
  • a logic symbol 552 with no internal inscription is a conventional load ratio circuit.
  • a logic symbol 553 with a single numeric inscription 1 , 2 or 3 indicates a dynamic implementation of the logic function with clocked load ⁇ I where I is the inscription.
  • This type of circuit is used for lower power consumption and reduction of the number of service lines (DC voltages and clocks) required in arrays which don't require a gate bias voltage V GG .
  • a logic symbol 554 with two numeric inscriptions IJ indicates implementation of the logic function using a special ratioless type circuit with precharges on ⁇ I and conditional discharge on ⁇ J where I and J are members of the set ⁇ 1 , 2 , 3 ⁇ and the condition is the logical condition of conduction. This type of circuit is used to reduce power, to reduce cell size and/or to increase circuit speed.
  • a logic symbol 555 with the inscription G infers performing of the logic function using a boot strap load circuit which is later described in detail.
  • a logic symbol 556 with the inscription OD infers the implementation of that logic function using open-drain circuits. This type of circuit is used in wire-OR logic where only one of several coupled logic gates requires a load.
  • Data block 204 comprises random access memory array shift register system 206 which is further comprised of A register 211 , B register 212 , C register 213 , FA FLAG data storage register 226 and FB FLAG data storage register 227 ; and decimal arithmetic logic unit 207 and FLAG logic unit 229 .
  • Random access memory array shift register system 206 is comprised of a commutator system 545 which operates a 12 ⁇ 14 array or matrix 546 of charge storage cells 10 and 14 dynamic delays 214 .
  • Array 546 of charge storage cells 10 and delay cells 214 provide the parallel shifting storage system for three thirteen digit numbers and twenty-six binary FLAGS.
  • the commutator system 545 is comprised of twelve shift register cells 541 (illustrated in detail in FIG.
  • Each shift register cell 541 is composed of a normal six MOS transistor shift register bit section and additionally includes a load circuit 548 which uses a capacitance boot strapping effect to given superior transient response as compared to conventional load circuits.
  • RP pulse enable 550 from cell 543 and a kill circuit 551 which restricts the time interval of the read-write control pulse to that of clock ⁇ 2 .
  • the circuit of cell 543 is illustrated in detail in FIG. 20; circuit 543 develops the timing pulse RP by means of a double inverting amplifier circuit with an input from clock ⁇ 2 .
  • the random access memory shift register system embodied in the present invention is further described in copending patent application Ser. No. TI-4607 by Boone et al filed of even date with and assigned to the assignee of the present application. Patent application Ser. No. TI-4607 is incorporated by reference herein.
  • a data selector gates 219 , B data selector gates 220 and C data selector gates 221 are coupled to and drive input means 510 , 511 and 512 of A register 211 (Columns A 1 , A 2 , A 4 and A 8 ), B register 212 (Columns B 1 , B 2 , B 4 and B 8 ) and C register 213 (Columns C 1 , C 2 , C 4 and C 8 ), respectively.
  • Output means 536 , 537 and 538 of A register 211 , B register 212 and C register 213 respectively complete a recirculation path through 1-bit delay elements 214 back to normal inputs NA of data selector 219 , NB of data selector 220 and NC of data selector 221 .
  • ⁇ gates 218 can be selected by the ⁇ A control of A data selector 219 or by the ⁇ B control of B data selector 220 or ⁇ C control of C data selector 221 .
  • output means 536 and 537 of A register 211 and B register 212 , respectively, transmitted through delay cells 214 are capable of being enabled to B data selector gates 220 and A data selector gates 219 , respectively, by means of the exchange control in combination with the ⁇ A and ⁇ B controls as previously discussed with respect to FIG. 3 . All of the normal ⁇ and exchange controls are provided to data selectors 219 , 220 and 221 by ⁇ decoder 191 C.
  • output means 537 of B register 212 , delayed by the first half of delay cell 214 and a constant N generated by means 524 are selected (normally exclusively) to the minus side of adder 217 by V data selector 216 .
  • Exclusive OR circuits 554 are utilized to conditionally complement the V inputs to adder 217 with respect to their normal (add) polarity at nodes 55 and where the condition of such complementation is the subtract command from output 503 of instruction register 190 .
  • U outputs 552 from U data selector 215 and the conditionally complemented V outputs 555 from exclusive OR circuits 554 are added with carry input 557 by ripple carry adder cells 556 to generate the binary sum U plus conditionally complemented V at nodes 558 and a binary carry signal at node 559 .
  • the binary sum generated at 558 and carry generated at 559 are corrected by logic unit 563 to a decimal sum and carry at T adder nodes 560 and inter-digit carry node 561 depending upon the state of CK control 564 and CBRS control 565 .
  • Controls 564 and 565 are used to select binary coding as opposed to binary-coded-decimal (BCD) operation and to block inter-digit carries in selected fields of the register data circulation.
  • Outputs 560 of T adder 563 can be selected by ⁇ data selectors 218 through either the no-shift (NS) or delay elements 566 and left shift (LS) ⁇ paths.
  • ⁇ data selectors 218 also allow a right shift path by using the inverted U at input 552 and inverted V input 553 .
  • ⁇ gate control circuit 527 transmits left or right shift commands to the left or right channels of ⁇ data selector 218 and enables the no-shift path when neither left shift or right shift commands are present.
  • ⁇ gate control circuit 527 when a left shift command is present, ⁇ gate control circuit 527 generates a leading-edge detection of digit mask control 526 which are utilized by left shift delay elements 566 in order to block the first digit to insure insertion of a zero in the least significant digit masked.
  • the FLAG operation logic 229 in much the same manner as the register operation logic of arithmetic logic unit 207 completes a circulation path generated by data storage array 206 .
  • the output means of the FA storage cells 568 and the FB storage cells 569 are the normal recirculating inputs to FA operational logic 519 and FB operational logic 520 of FLAG logic unit 229 and also are transmitted to FLAG selection gates 570 in jump-condition circuit 192 .
  • FLAG command inputs 518 from digit mask decoder 195 B allow a particular FLAG to be set, reset, or toggled where the particular FLAG is addressed by the SUB bit of instruction register 503 (FA and FB) and by FMSK control 519 from FLAG mask decoder 195 A (selecting one of thirteen time slots or states).
  • FA and FB pairs of FLAGs in the same time slot may be exchanged by means of FFLG command 518 from digit mask decoder 195 B.
  • FA and FB operation logic gates 519 and 520 provide FLAG data to FLAG data storage array input means 505 and 506 , respectively, to complete the circulation loop of the FLAGs.
  • Control Block 202 Logic and Circuit Description of Control Block 202
  • Control block 202 is comprised of instruction register 190 , R decoder 191 A, control decoder 191 B, ⁇ decoder 191 C and jump-condition circuit 192 .
  • Instruction register 190 is comprised of a set of eleven inverters 575 whose inputs are sampled from the program block ROM 208 data outputs 502 once per instruction cycle by boot strapped NAND gate 571 .
  • the R, control and ⁇ decoders 191 , as well as other decoders illustrated in FIG. 17 are implemented in programmable logic arrays which are similar in structure to the read only memory (ROM) decoder/encoder circuits with the exception that the decoder is not fully generated. That is, whereas in a N-bit address ROM, 2 N locations are decoded; in a PLA only the desired states are decoded. Consider, for example, the PLA illustrated in FIG. 21.
  • a and B inputs 571 are presented to the first half (decoder) of a PLA in both true and complemented polarities.
  • four product terms (decoder outputs) 572 are presented as inputs to a second (encoder) array.
  • the circuits for the decoder gates 572 and encoder gates 573 are identical shunt gates; that is, logical NAND gates.
  • NAND-NAN logic reduces to AND-OR logic, it is convenient to use sum-of-product notation to describe the PLA circuit implementation where the dependence of a particular product term on a particular input is indicated by a circle at that juncture as for example 574 .
  • the circles also correspond to the physical placement of MOS gates by a programmable gate maske utilized during the fabrication of the MOS embodiment.
  • ⁇ decoder 191 C has a four-term decoder circuit 578 and a four-line output encoder section 579 in order to decode the controls 509 from the ⁇ A and ⁇ B inputs from output 503 of instruction register 190 and digit mask output 526 of digit mask decoder 195 B and EX exchange command 504 from R decoder 191 A.
  • R decoder 191 A converts R field 234 output 503 of instruction 190 into the UV command CU, AU, BV, and EX 504 and the R 7 WAIT condition code 580 using a seven-term decode array 581 and five-line output encoder array 582 .
  • Control decoder 191 B decodes the controls for special keyboard instructions for keyboard condition 513 , keyboard WAIT 515 and shift left and right 517 , Control decoder 191 B utilizes a twelve-term decoder 583 and a nine-line output encoder array 584 .
  • Jump-condition circuit 192 is comprised of a cross-coupled latch circuit 584 with inputs from the keyboard condition selector gates 514 , carry-borrow selector gate 528 and FLAG test and compare gates 570 to the SET side of the latch; a timing input 585 to the reset side of the latch; and a gating circuit 586 to enable jump-condition control 507 to jump gates 508 when a jump instruction is decoded and the jump-condition is true.
  • Timing Block 203 Logic and Circuit Description of Timing Block 203
  • Timing block 203 comprises a clock generator 193 , a state and digit timing generator 194 , digit and FLAG mask decoder arrays 195 and key input logic 196 .
  • All timing information for the calculator system is provided by a square wave generator or oscillator (external to the monolithic semiconductor system illustrated in FIG. 17) which is approximately 250 KHz.
  • Input clock lead C as indicated by the ⁇ terminal 530 in FIG. 17X provides means for applying the external clock signal to the monolithic calculator system.
  • the basic clock shown in FIG. 17 X and the three phase clock shown in FIG. 17Z are both integrated into the monolithic semiconductor system.
  • the square wave ⁇ is immediately divided by the basic clock circuit of FIG. 17X into half frequency square waves ⁇ B 1 and ⁇ B 2 of opposite polarities at 531 and 532 , respectively.
  • the two phase clock outputs ⁇ B 1 and ⁇ B 2 are in turn divided by means of 3-bit ring counter 588 to provide the three phase clock ⁇ 1 L, ⁇ 2 L and ⁇ 3 L at 533 , 534 and 535 , respectively, as the basic clocking system for all of the logic and circuit elements of the calculator system embodiment of FIG. 17 .
  • State and digit timing generator 194 utilizes dynamic shift register elements and PLA logic to provide state counter 589 , digit counter 590 , state digit comparator 591 , state decoder 592 and digit decoder 593 .
  • Re-encoded state decoder outputs 594 are distributed to the other functional elements to provide means for arbitrary selection of state timing on each of six independent timing buses.
  • the state decoder outputs 595 are also distributed as required by other circuit elements of FIG. 17 .
  • the outputs of digit decoder 593 drives the output scanner 197 .
  • FLAG mask decoder 195 Thirteen of the product terms in FLAG mask decoder 195 are used to correspond FLAG addresses from the R and ⁇ fields 234 and 235 , respectively of instruction register 190 at output 503 to states one through thirteen as decoded from the SA, SB, SC and SD inputs of state counter S to derive the FLAG addressing signal FMSK at 596 which is then gated to FLAG operation logic 519 and 520 as the timing address of FLAG operations.
  • digit mask decoder 195 B provides the digit mask signal 526 by associations of M field 232 of instruction register 190 at output 503 and from state counter 589 . In this manner set and reset associations of arbitrary correspondence between state and mask for each of the six distinct masks is provided.
  • digit mask decoder 195 B also performs decoding of FLAG controls 518 , shift right control 529 and constant N generator 524 .
  • Segment output subsystem 198 is comprised of delay elements 542 which buffer output means 536 of the data storage array 206 , segment decoder (PLA) 601 and output buffer circuit 602 which drive terminals 576 with 11-decode segment output signals.
  • the segment decoder array has ten product terms for means of decoding numeric information for selective recombination, that is, encoding on numeric segment outputs 602 ; product terms for decoding FLAG information (for example, error or minus sign); and, product terms and feedback signal 603 to implement zero suppression.
  • the scan output subsystem 197 is comprised of 11 2-input NAND gates 604 which block digit decoder outputs 593 by digit BLANK signal 606 for inter-digit blanking capability; and, output buffer circuits 605 to drive terminals 576 effecting a scan of the keyboard and display as previously described.
  • program block 201 is comprised of program counter (PC) 209 and read-only memory (ROM) 208 . Together, program counter 209 and read-only memory 208 perform the address-modification required for each instruction, and provide the control block 202 with, for example, in the described embodiment an 11-bit input to the instruction register (IR) 190 .
  • PC program counter
  • ROM read-only memory
  • the address modification required by a current instruction is either no modification for WAIT operations, binary add one for normal incremented operations and jump operations that are not executed, or replacement of the entire 9-bit program counter with nine bits from instruction register 190 for jump operations which are executed.
  • the no modification for WAIT operations and binary add one for normal incremented operations and jump operations which are not executed are satisfied by means of a serial input 651 to the MSD of program counter 209 from key input logic 196 in timing block 203 which either recirculates the LSD output 652 of program counter 209 or adds one to the LSD and circulates it to the MSB of the program counter 209 , respectively. In either case the circulation is synchronous to the instruction cycle.
  • the output of the instruction word to the control block instruction register 190 is strobed by NAND gate 654 providing a new input to instruction register 190 every instruction cycle during state S 13 .
  • the serial circulation of program counter 190 is provided by means of conventional shift register bits 656 clocked by NAND gates 655 during S 3 through S 12 .
  • the TOM is comprised of a 1-out-of-64 decoder per instruction register 190 bit output 503 driving an array of 5 NAND gates per bit or a total of 55 NAND gates. One of these five gates is addressed by a 1-out-of-5 encoder for each bit. Hence, means is provided for storage of a maximum of 320 11-bit words, and a selection (decode and encode) is provided for random addressing of any one word.
  • Program block 201 in the present calculator embodiment is comprised of programmable read-only memory 208 to store a fixed program; in further embodiments, however, a read-write memory replacing memory 208 would provide means for continuously varying the stored program and hence change the operation of the calculator system.
  • the resident program in one embodiment of the variable function calculator system provides means for the calculator operation characteristics called “Combination B” shown in Table VIII.
  • Table VIII The corresponding flowcharts for this embodiment are illustrated in FIGS. 22A to T; the resulting linear program is shown in Table VI; and the hexadecimal ROM code is shown in Table V.
  • Table VII a logic simulation result for a portion of an executing problem example is shown in Table VII.
  • FIG. 22A gives a key to the flowchart notation; the shape of the box is used to distinguish the various classes of instructions, and the inscriptions in the box are used to specify the particular instruction within the indicated class.
  • the circular symbol is used for labels, as for example, the GO and CONT labels on FIG. 22 A. Rectangles symbolize assignments. For register operations arrow notation is used with subscripts indicative of the Digit Mask. For flag operations, with the extra-lined rectangle, the instruction is given, along with either mneomic or alpha numeric identification of the flag(s) to be so modified.
  • the oval symbol is used for all test operations, including Test Flag, Compare Flag, and Compare Register instructions.
  • the diamond symbol is used for Branch Conditional instructions, where the indicated conditions relate to the preceding test or register (carry/borrow) operation.
  • the hexagonal symbol is used for WAIT operations. In addition to the WAIT condition, for example, D 11 or KN, associated operations, for example Add One, are also indicated.
  • the first three-digit column counts the ROM locations (PC values) in hexadecimal code from 000 16 (0 10 ) through 13 F 16 (319 10 ).
  • the next eleven-bit column reflect the binary-code contents of the ROM which is programmed at each of the PC locations, that is the IR code which would be detected and executed if the PC value became equivalent to that indicated, row by row.
  • the next column gives programming labels by which some routines are known.
  • the next column gives the instruction mnemonic, as described in the functional description section above. The remainder of the table is devoted to comments relating to the operational meaning of the instructions, as appropriate.
  • the ROM locations of individual instructions on the flowcharts FIG. 22 are indicated by the three-digit hexadecimal codes in proximity of the instruction symbol.
  • the basic control routine is shown which connects the four basic operation (, , ⁇ , ⁇ ) routines and determines the current operation and previous operation status by means of the flag test and update decision tree shown.
  • the linear program is given in Table VI beginning at location 040 , label MIN (corresponding to ) continuing through location 057 , with an “always branch” to LOCK.
  • Clear is located at 000 through 003 and provides means to clear all flags and the A and C registers, returning to LOCK.
  • Clear Entry is at location 058 and branches to the 02 routine at 021 to clear the A register and related flags.
  • Data Entry is the control routine for input of number key and decimal point switch routines, beginning at location 01 E.
  • LOCK provides means for suppression of double-key entry and multiple execution of single operation entries by testing for quiescence (open-circuit) of all momentary keyboard inputs.
  • LOCK resides at locations 004 through 008 , branching to IDLE on confirmation of quiescence.
  • IDLE provides means for defeating leading-edge key bounce and transient noise.
  • OPN provides means for polling of keyboard operation inputs (K 0 Keys) to determine which operation is being requested. This is accomplished with a list of Branch Conditional instruction, where the sequence of their execution corresponds to the order of key connections to the Digit scanning outputs, and by means of the WAID D 11 instruction to synchronize the polling to the scan cycle, and by association of K 0 ⁇ Cond with the WAIT instruction to permit conditional branching on the state of the keyboard inputs.
  • OPN is located between 011 and 01 D on the ROM and terminates with a jump to Data Entry for numeric inputs, if no previous jump is executed.
  • NBR provides means for polling and scan-encoding the numeric keyboard inputs, for example number keys and Point Position Switches. This is done by the single instruction WAIT (D 11 +KN) at location 03 A by means of association of (A ⁇ 1 A) to subtract “one” from the mantissa of A for each instruction cycle of the wait.
  • FIG. 23 illustrates the physical relationship between the above described signals and functions of the present embodiment and the packaging techniques of contemporary integrated circuit technology.
  • the input/output terminals of the present embodiment can be connected to a ceramic or plastic package lead frame using wire conductors and thermal compression bonding to provide means for allowing th system to become more accessible to conventional DIP/printed circuit board handling and usage.
  • V SS -V DD and V DD -V GG are for example, nominally 7.2 volts under normal operating conditions (8.1 volts maximum; 6.6 volts minimum).
  • the clock ( ⁇ ) frequency is nominally 250 KHz, minimum 200 KHz and maximum 330 KHz.
  • the calculator system of the present invention is a variable function calculator system in that it may be programmed to perform functions other than the desk top calculator functions previously described.
  • the variable functionability of the system is essentially provided by the programmability of various subsystems such as the programmable read-only-memory and the programmable logic arrays utilized in the system. As previously stated, these programmable subsystems are programmed during the fabrication of MOS or MIS embodiments by merely modifying the gate-insulator mask.
  • a large number of diverse functions utilizing additional keys on a keyboard and/or additional programs stored in the ROM could provide a system including, for example, right shift, exchange operand, square root, expontial operations, logarithmic operations, double and triple zero operation, and key sequence recognition.
  • the calculator system of the invention includes program control, data control arithmetic and logic means and input/output subsystems in various embodiments the system may be programmed to perform non-calculator functions.
  • the calculator system may be programmed to perform meter functions such as for a digital volt meter, event counting, meter smoothing, taxi-fare meter, an odometer, scale meter to measure weight, etc.
  • the system may also be programmed to perform cash register operations, act as a controller, arithmetic teaching unit, clock, display decoder, automobile rally computer, etc.

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Human Computer Interaction (AREA)
  • Computing Systems (AREA)
  • Input From Keyboards Or The Like (AREA)
  • Complex Calculations (AREA)
US07/473,541 1971-07-19 1990-02-01 Variable function programmed system Abandoned USH1970H1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US07/473,541 USH1970H1 (en) 1971-07-19 1990-02-01 Variable function programmed system

Applications Claiming Priority (10)

Application Number Priority Date Filing Date Title
US16356571A 1971-07-19 1971-07-19
US42099973A 1973-12-03 1973-12-03
US05/856,932 US4242675A (en) 1977-12-02 1977-12-02 Display and keyboard scanning for electronic calculation or the like
US281579A 1979-01-12 1979-01-12
US60440484A 1984-04-27 1984-04-27
US75064785A 1985-06-28 1985-06-28
US91585786A 1986-10-06 1986-10-06
US9748987A 1987-09-15 1987-09-15
US32570389A 1989-03-20 1989-03-20
US07/473,541 USH1970H1 (en) 1971-07-19 1990-02-01 Variable function programmed system

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US32570389A Continuation 1971-07-19 1989-03-20

Publications (1)

Publication Number Publication Date
USH1970H1 true USH1970H1 (en) 2001-06-05

Family

ID=27577877

Family Applications (2)

Application Number Title Priority Date Filing Date
US07/473,541 Abandoned USH1970H1 (en) 1971-07-19 1990-02-01 Variable function programmed system
US08/369,572 Expired - Lifetime US6650317B1 (en) 1971-07-19 1995-01-05 Variable function programmed calculator

Family Applications After (1)

Application Number Title Priority Date Filing Date
US08/369,572 Expired - Lifetime US6650317B1 (en) 1971-07-19 1995-01-05 Variable function programmed calculator

Country Status (1)

Country Link
US (2) USH1970H1 (US06650317-20031118-C00034.png)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20010013597A1 (en) * 1998-05-06 2001-08-16 Albert Santelli Bumper system for limiting the mobility of a wheeled device

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6786420B1 (en) 1997-07-15 2004-09-07 Silverbrook Research Pty. Ltd. Data distribution mechanism in the form of ink dots on cards
US6618117B2 (en) 1997-07-12 2003-09-09 Silverbrook Research Pty Ltd Image sensing apparatus including a microcontroller
US6948794B2 (en) 1997-07-15 2005-09-27 Silverbrook Reserach Pty Ltd Printhead re-capping assembly for a print and demand digital camera system
US6624848B1 (en) 1997-07-15 2003-09-23 Silverbrook Research Pty Ltd Cascading image modification using multiple digital cameras incorporating image processing
US6879341B1 (en) 1997-07-15 2005-04-12 Silverbrook Research Pty Ltd Digital camera system containing a VLIW vector processor
US6690419B1 (en) 1997-07-15 2004-02-10 Silverbrook Research Pty Ltd Utilising eye detection methods for image processing in a digital image camera
US7110024B1 (en) 1997-07-15 2006-09-19 Silverbrook Research Pty Ltd Digital camera system having motion deblurring means
AUPP702098A0 (en) 1998-11-09 1998-12-03 Silverbrook Research Pty Ltd Image creation method and apparatus (ART73)
AUPQ056099A0 (en) 1999-05-25 1999-06-17 Silverbrook Research Pty Ltd A method and apparatus (pprint01)
JP4228241B2 (ja) * 2006-12-13 2009-02-25 ソニー株式会社 演算処理装置
JP5565228B2 (ja) * 2010-09-13 2014-08-06 ソニー株式会社 プロセッサ
CN101951263B (zh) * 2010-10-22 2012-10-10 刘利华 一种按键扫描方法及系统
RU2595906C1 (ru) * 2015-03-13 2016-08-27 Федеральное государственное бюджетное образовательное учреждение высшего образования "Кубанский государственный технологический университет" (ФГБОУ ВО "КубГТУ") Устройство для вычисления функций
DE102015226315A1 (de) * 2015-12-21 2017-06-22 Cherry Gmbh Vorrichtung und Verfahren zur Erkennung einer Schalterbetätigung
US10303263B2 (en) * 2017-08-15 2019-05-28 Lenovo (Singapore) Pte. Ltd. Auto swap order of finding key to generate scan codes

Citations (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3757308A (en) * 1971-09-03 1973-09-04 Texas Instruments Inc Data processor
US3760171A (en) * 1971-01-12 1973-09-18 Wang Laboratories Programmable calculators having display means and multiple memories
US4001566A (en) * 1971-03-19 1977-01-04 Pico Electronics Limited Floating point calculator with ram shift register
US4037090A (en) * 1974-11-19 1977-07-19 Texas Instruments Incorporated Multiphase clocking for MOS
US4074351A (en) * 1974-12-02 1978-02-14 Texas Instruments Incorporated Variable function programmed calculator
US4242675A (en) * 1977-12-02 1980-12-30 Texas Instruments Incorporated Display and keyboard scanning for electronic calculation or the like
US4326265A (en) * 1971-07-19 1982-04-20 Texas Instruments Incorporated Variable function programmed calculator
US4342094A (en) * 1977-12-02 1982-07-27 Texas Instruments Incorporated Display method for variable function programmed system
US4471461A (en) * 1977-12-02 1984-09-11 Texas Instruments Incorporated Variable function programmed system
US4471460A (en) * 1977-12-02 1984-09-11 Texas Instruments Incorporated Variable function programmed system
US4476541A (en) * 1977-12-02 1984-10-09 Texas Instruments Incorporated Variable function programmed system
US4554641A (en) * 1980-02-19 1985-11-19 Sharp Kabushiki Kaisha Programmable calculator
US4942516A (en) * 1970-12-28 1990-07-17 Hyatt Gilbert P Single chip integrated circuit computer architecture

Family Cites Families (135)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB768767A (en) 1954-05-20 1957-02-20 Univ Kingston Method and apparatus for density control
US2918669A (en) 1956-08-24 1959-12-22 North American Aviation Inc Arbitrary function generator
US3048333A (en) 1957-12-26 1962-08-07 Ibm Fast multiply apparatus in an electronic digital computer
US3028659A (en) 1957-12-27 1962-04-10 Bosch Arma Corp Storage matrix
US3210733A (en) 1958-08-18 1965-10-05 Sylvania Electric Prod Data processing system
US2989729A (en) 1958-12-10 1961-06-20 Burroughs Corp Keyboard checking apparatus
US3094610A (en) 1959-06-02 1963-06-18 Sylvania Electric Prod Electronic computers
US3231725A (en) 1961-04-03 1966-01-25 Ibm Data processing system with common bus means
BE621419A (US06650317-20031118-C00034.png) 1962-02-23
US3248711A (en) 1962-07-30 1966-04-26 Rca Corp Permanent storage type memory
GB1014635A (en) 1962-07-31 1965-12-31 Rca Corp Data processing system
US3286239A (en) 1962-11-30 1966-11-15 Burroughs Corp Automatic interrupt system for a data processor
US3263219A (en) 1963-01-03 1966-07-26 Sylvania Electric Prod Electronic data processing equipment
US3309672A (en) 1963-01-04 1967-03-14 Sylvania Electric Prod Electronic computer interrupt system
GB1103383A (en) 1964-03-02 1968-02-14 Olivetti & Co Spa Improvements in or relating to apparatus for performing arithmetic operations in digital computers
GB1042786A (en) 1964-03-21 1966-09-14 Bell Punch Co Ltd Improvements in or relating to calculating machines
DE1255174B (de) 1964-06-09 1967-11-30 Siemens Ag Drucktastenaggregat mit veraenderbarem Schaltprogramm
US3400259A (en) 1964-06-19 1968-09-03 Honeywell Inc Multifunction adder including multistage carry chain register with conditioning means
US3315235A (en) 1964-08-04 1967-04-18 Ibm Data processing system
US3548172A (en) 1964-08-24 1970-12-15 Bendix Corp Adaptive control system for numerically controlled machine tool
US3332071A (en) 1964-12-23 1967-07-18 Gen Precision Inc Data retrieval and display system
US3368205A (en) 1965-04-14 1968-02-06 Gen Electric Control apparatus in a data processing system
US3370276A (en) 1965-05-05 1968-02-20 Rca Corp Computer peripheral device control
DE1297910B (de) 1965-12-06 1969-06-19 Licentia Gmbh Anordnung zur selbsttaetigen Umwandlung von sich auf einer Zeichenflaeche befindenden oder auf diese aufzubringenden Positionen und/oder Symbolen in numerische Form
US3427445A (en) 1965-12-27 1969-02-11 Ibm Full adder using field effect transistor of the insulated gate type
GB1172843A (en) 1966-01-03 1969-12-03 Bell Punch Co Ltd Improvements in or relating to Calculating Machines.
GB1172842A (en) 1966-01-03 1969-12-03 Bell Punch Co Ltd Improvements in or relating to Calculating Machines.
US3416139A (en) 1966-02-14 1968-12-10 Burroughs Corp Interface control module for modular computer system and plural peripheral devices
DE1524231A1 (de) 1966-03-17 1970-04-30 Telefunken Patent Rechenmaschine mit einem Verzoegerungs-Umlaufspeicher
DE1524545A1 (de) * 1966-04-02 1970-09-17 Telefunken Patent Nullen-Wiedergabe bei Rechenmaschinen
GB1172844A (en) 1966-04-22 1969-12-03 Bell Punch Co Ltd Improvements in or relating to Calculating Machines
JPS5227501B1 (US06650317-20031118-C00034.png) 1966-05-06 1977-07-20
US3454310A (en) 1966-05-23 1969-07-08 Electronic Associates Boolian connective system
US3623156A (en) 1966-06-23 1971-11-23 Hewlett Packard Co Calculator employing multiple registers and feedback paths for flexible subroutine control
GB1198084A (en) 1966-07-01 1970-07-08 Sharp Kk Information Control System
US3566357A (en) 1966-07-05 1971-02-23 Rca Corp Multi-processor multi-programed computer system
US3473160A (en) 1966-10-10 1969-10-14 Stanford Research Inst Electronically controlled microelectronic cellular logic array
US3430209A (en) 1966-11-25 1969-02-25 Gen Electric Memory utilization apparatus and method
US3462742A (en) 1966-12-21 1969-08-19 Rca Corp Computer system adapted to be constructed of large integrated circuit arrays
US3460094A (en) 1967-01-16 1969-08-05 Rca Corp Integrated memory system
GB1172846A (en) 1967-02-22 1969-12-03 Bell Punch Co Ltd Improvements in or relating to Calculating Machines
US3470540A (en) 1967-04-24 1969-09-30 Rca Corp Multiprocessing computer system with special instruction sequencing
US3493936A (en) 1967-05-04 1970-02-03 Ncr Co Low cost high capability electronic data processing system
NL150243B (nl) 1967-06-01 1976-07-15 Philips Nv Schakeling, opgebouwd uit nand-poorten.
US3440618A (en) 1967-07-07 1969-04-22 Bell Telephone Labor Inc Information processing system
US3621219A (en) 1967-08-15 1971-11-16 Hayakawa Denki Kogyo Kk Arithmetic unit utilizing magnetic core matrix registers
US3562714A (en) 1967-09-07 1971-02-09 Rca Corp Transcendental function generator
SE300065B (US06650317-20031118-C00034.png) 1967-09-08 1968-04-01 Ericsson Telefon Ab L M
US3461434A (en) 1967-10-02 1969-08-12 Burroughs Corp Stack mechanism having multiple display registers
US3415981A (en) 1967-10-10 1968-12-10 Rca Corp Electronic computer with program debugging facility
US3517171A (en) 1967-10-30 1970-06-23 Nasa Self-testing and repairing computer
US3579192A (en) 1967-11-02 1971-05-18 Burroughs Corp Data processing machine
US3560933A (en) 1968-01-02 1971-02-02 Honeywell Inc Microprogram control apparatus
NL149927B (nl) 1968-02-19 1976-06-15 Philips Nv Woordgeorganiseerd geheugen.
US3566358A (en) 1968-03-19 1971-02-23 Bevier Hasbrouck Integrated multi-computer system
GB1215216A (en) 1968-05-17 1970-12-09 Venner Ltd Improvements relating to integrated circuit chips
US3633268A (en) 1968-06-04 1972-01-11 Telefunken Patent Method of producing one or more large integrated semiconductor circuits
US3548382A (en) 1968-06-10 1970-12-15 Burroughs Corp High speed modular data processing system having magnetic core main memory modules of various storage capacities and operational speeds
US3573741A (en) 1968-07-11 1971-04-06 Ibm Control unit for input/output devices
US3560940A (en) 1968-07-15 1971-02-02 Ibm Time shared interconnection apparatus
US3576984A (en) 1968-08-09 1971-05-04 Bunker Ramo Multifunction logic network
US3633011A (en) 1968-08-29 1972-01-04 Ibm Method and apparatus for precisely contouring a workpiece imprecisely positioned on a supporting fixture
US3588845A (en) 1968-09-09 1971-06-28 Cii Associative memory
US3571581A (en) 1968-09-10 1971-03-23 Ibm Digit verification system for an electronic transaction recorder
US3610902A (en) 1968-10-07 1971-10-05 Ibm Electronic statistical calculator and display system
US3668653A (en) 1968-10-22 1972-06-06 Sundstrad Corp Control system
US3623009A (en) 1968-11-18 1971-11-23 Singer Co Electronic printing calculator
US3582902A (en) 1968-12-30 1971-06-01 Honeywell Inc Data processing system having auxiliary register storage
US3638197A (en) 1968-12-31 1972-01-25 Texas Instruments Inc Electronic printing input-output station
US3609712A (en) 1969-01-15 1971-09-28 Ibm Insulated gate field effect transistor memory array
US3611437A (en) 1969-01-16 1971-10-05 Gen Instrument Corp Read-only memory with operative and inoperative data devices located at address stations and with means for controllably charging and discharging appropriate modes of the address stations
DE1965830C3 (de) 1969-01-31 1975-08-21 Matsushita Electric Industrial Co. Ltd., Kadoma, Osaka (Japan) Vorrichtung zur Eingabe einer Dezimalzahl mit wählbarer Kommastelle in eine Rechenmaschine
US3662346A (en) 1969-02-15 1972-05-09 Sanyo Electric Co Information output system
US3555519A (en) 1969-03-18 1971-01-12 Forbro Design Corp Digital programming converter,register and control system
US3588841A (en) 1969-03-27 1971-06-28 Singer Co Programmable electronic calculator
US3566153A (en) 1969-04-30 1971-02-23 Texas Instruments Inc Programmable sequential logic
US3596074A (en) 1969-06-12 1971-07-27 Ibm Serial by character multifunctional modular unit
US3676656A (en) 1969-06-30 1972-07-11 Gen Electric Electronic digital slide rule
US3651484A (en) 1969-08-12 1972-03-21 Bailey Meter Co Multiple process control system
US3646522A (en) 1969-08-15 1972-02-29 Interdata Inc General purpose optimized microprogrammed miniprocessor
US3585601A (en) 1969-08-19 1971-06-15 Kaiser Aluminium Chem Corp Remote input management system
BE756377A (fr) 1969-09-19 1971-03-01 Burroughs Corp Commande de lignes de communication de donnees
US3579201A (en) 1969-09-29 1971-05-18 Raytheon Co Method of performing digital computations using multipurpose integrated circuits and apparatus therefor
US3651485A (en) 1969-10-16 1972-03-21 Ibm Holographic data processing system
US3610799A (en) * 1969-10-30 1971-10-05 North American Rockwell Multiplexing system for selection of notes and voices in an electronic musical instrument
US3602901A (en) 1969-10-31 1971-08-31 Bunko Ramo Corp The Circuit for controlling the loading and editing of information in a recirculating memory
US3593316A (en) 1969-11-03 1971-07-13 Incoterm Corp Data terminal processor
US3535683A (en) 1969-11-07 1970-10-20 Nasa Electronic checkout system for space vehicles
US3657706A (en) 1969-11-12 1972-04-18 Inforex Keyboard digital data entry system
US3633180A (en) 1969-11-17 1972-01-04 Licentia Gmbh Error-detecting circuit for graphic-programming matrix
US4016540A (en) 1970-12-28 1977-04-05 Gilbert Peter Hyatt Apparatus and method for providing interactive audio communication
US4825364A (en) 1970-12-28 1989-04-25 Hyatt Gilbert P Monolithic data processor with memory refresh
US4829419A (en) 1970-12-28 1989-05-09 Hyatt Gilbert P Microcomputer control of machines
US3728710A (en) 1969-12-01 1973-04-17 Hendrix Wire & Cable Corp Character display terminal
US3593313A (en) 1969-12-15 1971-07-13 Computer Design Corp Calculator apparatus
US3626385A (en) 1969-12-30 1971-12-07 Ibm Time-shared numerical control system
US3641511A (en) 1970-02-06 1972-02-08 Westinghouse Electric Corp Complementary mosfet integrated circuit memory
JPS5249288B1 (US06650317-20031118-C00034.png) 1970-03-10 1977-12-16
US3681755A (en) 1970-04-13 1972-08-01 Time Sharing Sciences Inc Computer independent data concentrators
US3648246A (en) 1970-04-16 1972-03-07 Ibm Decimal addition employing two sequential passes through a binary adder in one basic machine cycle
US3704454A (en) 1970-05-18 1972-11-28 Electronic Arrays Accessing system for and in integrated circuit type memories
US3623082A (en) * 1970-05-27 1971-11-23 Clare & Co C P Keyboard assembly
US3659275A (en) 1970-06-08 1972-04-25 Cogar Corp Memory correction redundancy system
US3681757A (en) 1970-06-10 1972-08-01 Cogar Corp System for utilizing data storage chips which contain operating and non-operating storage cells
US3710326A (en) 1970-06-12 1973-01-09 Yokogawa Electric Works Ltd Preferential offering signal processing system
US3680054A (en) 1970-07-06 1972-07-25 Ibm Input/output channel
US3673576A (en) 1970-07-13 1972-06-27 Eg & G Inc Programmable computer-peripheral interface
US3671727A (en) 1970-09-10 1972-06-20 Gen Electric Adaptive control
US3686637A (en) 1970-09-14 1972-08-22 Ncr Co Retail terminal
US3702988A (en) 1970-09-14 1972-11-14 Ncr Co Digital processor
US3683371A (en) 1970-09-15 1972-08-08 Burroughs Corp Magnetic keyboard terminal
US3675213A (en) 1970-10-14 1972-07-04 Hewlett Packard Co Stored data recall means for an electronic calculator
US3753007A (en) * 1970-11-16 1973-08-14 Honeywell Inf Systems Strobe generation system
JPS5019374Y1 (US06650317-20031118-C00034.png) 1970-11-25 1975-06-12
US3800129A (en) 1970-12-28 1974-03-26 Electronic Arrays Mos desk calculator
US3673577A (en) 1971-01-25 1972-06-27 Ericsson Telefon Ab L M Process control scanner apparatus
US3745536A (en) * 1971-03-01 1973-07-10 Burroughs Corp High speed serial scan and read-out of keyboards
US3715746A (en) * 1971-03-10 1973-02-06 Omron Tateisi Electronics Co Keyboard input device
US3720820A (en) 1971-03-18 1973-03-13 Tektranex Inc Calculator with a hierarchy control system
US3725873A (en) 1971-04-07 1973-04-03 Singer Co Calculator having a sequential access stack
US3760370A (en) 1971-04-26 1973-09-18 Tektronix Inc Calculator with a number processing system
US3733588A (en) 1971-05-17 1973-05-15 Zimmerman M Digital computer having a plurality of serial storage devices for central memory
US3715416A (en) 1971-06-14 1973-02-06 Celanese Corp Filter start-up in dry spinning acrylonitrile copolymer
US3859635A (en) 1971-06-15 1975-01-07 Robert E Watson Programmable calculator
US4037094A (en) 1971-08-31 1977-07-19 Texas Instruments Incorporated Multi-functional arithmetic and logical unit
US3757306A (en) 1971-08-31 1973-09-04 Texas Instruments Inc Computing systems cpu
US3839630A (en) 1971-12-27 1974-10-01 Hewlett Packard Co Programmable calculator employing algebraic language
US3976975A (en) 1974-02-04 1976-08-24 Texas Instruments Incorporated Prompting calculator
US3951028A (en) * 1974-10-23 1976-04-20 Kimball International, Inc. Electronic organ and method of operation
GB1505535A (en) 1974-10-30 1978-03-30 Motorola Inc Microprocessor system
US4014013A (en) 1975-04-07 1977-03-22 Texas Instruments Incorporated Direct drive display system for mos integrated circuits using segment scanning
US4037202A (en) 1975-04-21 1977-07-19 Raytheon Company Microprogram controlled digital processor having addressable flip/flop section
US4370709A (en) 1980-08-01 1983-01-25 Tracor, Inc. Computer emulator with three segment microcode memory and two separate microcontrollers for operand derivation and execution phases
US4463421A (en) 1980-11-24 1984-07-31 Texas Instruments Incorporated Serial/parallel input/output bus for microprocessor system
US4866718A (en) 1987-08-25 1989-09-12 Galaxy Microsystems, Inc. Error tolerant microprocessor

Patent Citations (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4942516A (en) * 1970-12-28 1990-07-17 Hyatt Gilbert P Single chip integrated circuit computer architecture
US3760171A (en) * 1971-01-12 1973-09-18 Wang Laboratories Programmable calculators having display means and multiple memories
US4001566A (en) * 1971-03-19 1977-01-04 Pico Electronics Limited Floating point calculator with ram shift register
US4326265A (en) * 1971-07-19 1982-04-20 Texas Instruments Incorporated Variable function programmed calculator
US4485455A (en) * 1971-07-19 1984-11-27 Texas Instruments Incorporated Single-chip semiconductor unit and key input for variable function programmed system
US3757308A (en) * 1971-09-03 1973-09-04 Texas Instruments Inc Data processor
US4037090A (en) * 1974-11-19 1977-07-19 Texas Instruments Incorporated Multiphase clocking for MOS
US4074351A (en) * 1974-12-02 1978-02-14 Texas Instruments Incorporated Variable function programmed calculator
US4342094A (en) * 1977-12-02 1982-07-27 Texas Instruments Incorporated Display method for variable function programmed system
US4471461A (en) * 1977-12-02 1984-09-11 Texas Instruments Incorporated Variable function programmed system
US4471460A (en) * 1977-12-02 1984-09-11 Texas Instruments Incorporated Variable function programmed system
US4476541A (en) * 1977-12-02 1984-10-09 Texas Instruments Incorporated Variable function programmed system
US4242675A (en) * 1977-12-02 1980-12-30 Texas Instruments Incorporated Display and keyboard scanning for electronic calculation or the like
US4554641A (en) * 1980-02-19 1985-11-19 Sharp Kabushiki Kaisha Programmable calculator

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20010013597A1 (en) * 1998-05-06 2001-08-16 Albert Santelli Bumper system for limiting the mobility of a wheeled device

Also Published As

Publication number Publication date
US6650317B1 (en) 2003-11-18

Similar Documents

Publication Publication Date Title
US4074351A (en) Variable function programmed calculator
USH1970H1 (en) Variable function programmed system
US4485455A (en) Single-chip semiconductor unit and key input for variable function programmed system
US3934233A (en) Read-only-memory for electronic calculator
US4264963A (en) Static latches for storing display segment information
US4359730A (en) Alphanumeric display controlled by microprocessor
US4125901A (en) Electronic calculator or microprocessor having a multi-input arithmetic unit
US4078251A (en) Electronic calculator or microprocessor with mask logic effective during data exchange operation
US4242675A (en) Display and keyboard scanning for electronic calculation or the like
US4287559A (en) Electronic microprocessor system having two cycle branch logic
US3858197A (en) Device for controlling display output by micro-program
EP0211385A2 (en) Memory device
US4107781A (en) Electronic calculator or microprocessor with indirect addressing
US4100606A (en) Key debounce system for electronic calculator or microprocessor
US4112495A (en) Electronic calculator or microprocessor having a selectively loadable instruction register
US3932846A (en) Electronic calculator having internal means for turning off display
US4290121A (en) Variable function programmed calculator
US4380051A (en) High speed digital divider having normalizing circuitry
GB1197291A (en) Calculator
US4471461A (en) Variable function programmed system
EP0130246B1 (en) Cathode ray tube controller
US4476541A (en) Variable function programmed system
US4164037A (en) Electronic calculator or microprocessor system having combined data and flag bit storage system
US3702463A (en) Data processor with conditionally supplied clock signals
US4125867A (en) Electronic calculator or microprocessor having a hexadecimal/binary coded decimal arithmetic unit

Legal Events

Date Code Title Description
STCF Information on status: patent grant

Free format text: PATENTED CASE