US9519336B2 - Semiconductor integrated circuit and method for controlling power supply in semiconductor integrated circuit - Google Patents

Semiconductor integrated circuit and method for controlling power supply in semiconductor integrated circuit Download PDF

Info

Publication number
US9519336B2
US9519336B2 US14/885,852 US201514885852A US9519336B2 US 9519336 B2 US9519336 B2 US 9519336B2 US 201514885852 A US201514885852 A US 201514885852A US 9519336 B2 US9519336 B2 US 9519336B2
Authority
US
United States
Prior art keywords
power supply
domain
signal
domains
semiconductor integrated
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
US14/885,852
Other languages
English (en)
Other versions
US20160109924A1 (en
Inventor
Yoshihisa Nomura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Canon Inc
Original Assignee
Canon Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Canon Inc filed Critical Canon Inc
Assigned to CANON KABUSHIKI KAISHA reassignment CANON KABUSHIKI KAISHA ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: NOMURA, YOSHIHISA
Publication of US20160109924A1 publication Critical patent/US20160109924A1/en
Application granted granted Critical
Publication of US9519336B2 publication Critical patent/US9519336B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/3287—Power saving characterised by the action undertaken by switching off individual functional units in the computer system
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Definitions

  • One disclosed aspect of the embodiments relates to a technology of controlling power supply in a semiconductor integrated circuit such as an application specific integrated circuit (ASIC).
  • ASIC application specific integrated circuit
  • semiconductor integrated circuits are configured such that a plurality of logic circuits is arranged, and these logic circuits are required to perform a high-speed operation for improvement of processing capability.
  • an increase in an operation frequency is necessary.
  • dynamic power out of power consumption of the semiconductor integrated circuit becomes large.
  • use of a large number of high-speed operable cells becomes necessary not to fail to provide timing even with a high frequency accompanying the increase in the operation frequency.
  • the high-speed operable cells have larger leak power than normal cells.
  • the power consumption of the semiconductor integrated circuit needs to be suppressed as low as possible. That is, the semiconductor integrated circuit is required to realize both of the high-speed operation and the low power consumption.
  • a domain (hereinafter, power supply domain) is configured to integrate logic circuits of each function, and to switch supply and cutoff of the power supply.
  • the power consumption can be decreased by cutoff of the power supply of the power supply domain corresponding to a function that is in non-operation.
  • the logic circuit of the power supply domain to which power supply is cut off can have both high and low states (for example, in a case of a low voltage transistor-transistor logic (LVTTL), 0.8 V or less is treated as a low-state logic and 2.0 V or more is treated as a high-state logic), and thus the logic circuit may perform an unexpected operation in some cases.
  • LTTL low voltage transistor-transistor logic
  • one power supply domain is not connected with the power supply in a state where the other power supply domain is connected with the power supply, so that the indefinite signal is not input/propagated (see Japanese Patent Application Laid-Open No. 2009-151573).
  • the technique of Japanese Patent Application Laid-Open No. 2009-151573 cannot be applied to a case where there may be a wide variety of combinations of power supply and power cutoff among a plurality of power supply domains.
  • the power supply domains are configured for each function unit such as a scan processing unit, a rendering processing unit, a color conversion processing unit, a halftone processing unit, and a print processing unit.
  • These function units are connected by a common system bus, and switch connection interfaces (I/Fs) according to a job to be processed.
  • the print processing unit has an input I/F that receives an input from the halftone processing unit.
  • the power supply domain of the halftone processing unit needs to be changed from a power supply cutoff state to the power supply state.
  • the halftone processing unit has an input I/F that receives inputs from the color conversion processing unit and the rendering processing unit. Therefore, to change the power supply domain of the halftone processing unit from the power supply cutoff state to the power supply state, similarly, the power supply domains of the color conversion processing unit and the rendering processing unit need to be changed to the power supply state.
  • the color conversion processing unit has an input I/F that receives inputs from the rendering processing unit and the scan processing unit.
  • a semiconductor integrated circuit includes a control unit configured to control power supply to a plurality of power supply domains respectively corresponding to a plurality of functions included in an apparatus, wherein a circuit configured to integrate bus signals between the plurality of power supply domains is included in a specific power supply domain out of the plurality of power supply domains, and the control unit controls the power supply to the specific power supply domain to be performed prior to the other power supply domains connected with the specific power supply domain.
  • FIG. 1 is a diagram illustrating an example of a configuration of a print system.
  • FIG. 2 is a block diagram illustrating details of a bus bridge unit.
  • FIG. 3 is a diagram for describing an operation of an isolator circuit.
  • FIG. 4 is a table illustrating a relationship between a representative operation mode in a multi-function peripheral and power supply states of respective power supply domains.
  • FIGS. 5A and 5B are flowcharts illustrating flows of power supply control performed when the operation mode is a copy mode.
  • FIGS. 6A and 6B are flowcharts illustrating flows of power supply control performed when the operation mode is a page description language (PDL) print mode.
  • PDL page description language
  • FIG. 1 is a diagram illustrating an example of a configuration of a print system according to a first exemplary embodiment.
  • the print system includes a plurality of functions such as a multi-function peripheral including a scan function, a print function, a SEND function, and a BOX storage function, and a host computer 2 .
  • the multi-function peripheral 1 and the host computer 2 are mutually connected through a network 3 such as a local area network (LAN).
  • LAN local area network
  • the host computer 2 includes an application 21 , a printer driver 22 , and a network I/F 12 .
  • the application 21 is an application operated on the host computer 2 .
  • the application 21 is a document creation application
  • the application 21 enables creation of various types of documents such as a page layout document, a word processor document, and a graphic document.
  • Document data (digital data) created with the application is sent to the printer driver 22 , and a rendering command based on the document data is generated.
  • a printer description language called page description language (PDL) is typically used as the rendering command generated in the printer driver 22 .
  • PDL page description language
  • the rendering command usually includes an instruction for rendering data such as texts, graphics, and images.
  • the rendering command generated in the printer driver 22 is then transmitted to the multi-function peripheral 1 through the network 3 .
  • the multi-function peripheral 1 that has received the rendering command converts the rendering command into predetermined image data, and prints the image data on a recording medium such as a paper.
  • the multi-function peripheral 1 includes a controller unit 10 , a network I/F 12 , a scanner device 13 , and a printer device 14 . Further, the controller unit 10 includes an LSI 11 , a read only memory (ROM) 18 , and a random access memory (RAM) 19 .
  • ROM read only memory
  • RAM random access memory
  • the LSI 11 is a semiconductor integrated circuit including a plurality of modules such as a central processing unit (CPU) 112 , and the modules are connected through a system bus 111 . Further, the LSI 11 is connected to the ROM 18 and the RAM 19 via a ROM controller 113 and the RAM controller 114 . Further, the LSI 11 is connected with the scanner device 13 and the printer device 14 , and reads scan data and executes printing.
  • CPU central processing unit
  • the network I/F 12 is an interface module with the network 3 .
  • the network I/F 12 performs bidirectional data communication including reception of the rendering command from another device and transmission of device information (such as jam information and size information) of the multi-function peripheral 1 , through the network 3 , based on a communication protocol such as Ethernet (registered trademark).
  • the scanner device 13 is connected with the controller unit 10 , and scan a document and generate scan data.
  • the generated scan data is sent to a scan processing unit 116 in the LSI 11 .
  • the printer device 14 is connected with the controller unit 10 , and forms an image on a recording medium based on image data received from an image processing unit 119 .
  • An operation unit 15 is an interface used by a user to perform various input operations.
  • a display unit 16 includes a liquid crystal monitor and the like, and displays a user interface (UI) screen that presents an instruction to the user and a state of the multi-function peripheral 1 .
  • UI user interface
  • a power supply unit 17 is a unit that supplies power to the controller unit 10 , and includes a rectifier that converts an external alternating current power supply to direct current power supply, a direct current/direct current (DC/DC) converter that generates voltages suitable for each device.
  • a rectifier that converts an external alternating current power supply to direct current power supply
  • a direct current/direct current (DC/DC) converter that generates voltages suitable for each device.
  • the ROM 18 is a read-only memory device in which various programs are stored.
  • the RAM 19 is a memory device in which a firm program executed by the CPU 112 is stored, and which is used as a work memory.
  • the RAM 19 loads a program stored in the ROM 18 and temporarily stores the program, and the CPU 112 executes the program and outputs instructions to the various modules. Further, data generated by each module when the module executes the instruction and the like are also temporarily stored in the RAM 19 .
  • Firmware (F/W) from a hard disk drive (HDD, not illustrated) may be expanded on the RAM 19 .
  • the system bus 111 is a bus for connecting with a memory device through the CPU 112 , the ROM controller 113 , or the RAM controller 114 , or connecting with each processing unit through a bus bridge unit 121 .
  • the ROM controller 113 is a memory controller for reading data according to a predefined protocol, and controls the ROM 18 via the CPU 112 or a direct memory access (DMA) controller (not illustrated).
  • DMA direct memory access
  • the RAM controller 114 is a memory controller for reading or writing data according to a predefined protocol, and controls the RAM 19 via the CPU 112 or a DMA controller.
  • a bus I/F 115 is an interface circuit for accessing an external device from the LSI 11 .
  • the bus I/F 115 accesses the host computer 2 through the network I/F 12 , or exchanges data and commands with the operation unit 15 and the display unit 16 .
  • the bus I/F 115 includes I/Fs such as a universal serial bus (USB), a serial advanced technology attachment (SATA), and a peripheral component interconnect (PCI) (not illustrated).
  • the scan processing unit 116 controls reading of scan data at predetermined timing, and performs processing for correcting the read scan data according to a characteristic of a light-receiving unit (not illustrated) (density correction or geometric correction), for the scanner device 13 .
  • An interpreter/renderer 117 performs processing for interpreting the rendering command received through the network I/F 12 and generating intermediate language data, and generating a raster image data from the generated intermediate language data.
  • a compression/decompression unit 118 performs processing for compressing Joint Photographic Experts Group (JPEG) or Joint Bi-level Image Experts Group (JBIG) to temporarily cause the size of image data not to be large, or decompressing the compressed image data.
  • JPEG Joint Photographic Experts Group
  • JBIG Joint Bi-level Image Experts Group
  • the image processing unit 119 performs image processing such as color conversion processing, correction processing, pseudo halftone processing, and halftone processing, on the raster image data generated in the interpreter/renderer 117 .
  • a print processing unit 120 performs processing for pulse width modulation to laser-output the image data subjected to the various types of image processing in the image processing unit 119 with the printer device 14 , and processing for outputting the image data at timing according to a characteristic of the printer device 14 .
  • An image data bus is connected to the processing units, and exchanges the image data under control of the CPU 112 .
  • the bus bridge unit 121 is a circuit unit that converts each bus access between busses and performs communication, and includes a bus switch circuit, a bus conversion circuit, a multiplexer circuit, and a demultiplexer circuit.
  • FIG. 2 is a block diagram illustrating details of the bus bridge unit 121 . Hereinafter, detailed description will be given.
  • a multiplexer circuit 190 is a circuit that integrates a plurality of signals input from a plurality of signal lines, and outputs an integrated signal.
  • the multiplexer circuit 190 includes an arbitration circuit 191 , a bus switch circuit 192 , and a plurality of bus conversion circuits 193 .
  • the arbitration circuit 191 returns an acknowledge signal of access permission according to priority of a request when having received the request from the bus conversion circuit 193 .
  • the bus switch circuit 192 stores data in an internal buffer according to control signals of the arbitration circuit 191 and the bus conversion circuit 193 . Further, the bus switch circuit 192 performs data transmission to each transfer destination in conformity to a bus protocol of the system bus 111 , according to a received address and an internal buffer state.
  • the bus conversion circuit 193 performs bus protocol conversion from the internal bus to the system bus 111 , or from the system bus 111 to the internal bus.
  • the bus conversion circuit 193 outputs the request to the arbitration circuit 191 when having stored data in the internal buffer, and transmits the data to a transmission destination in conformity to the protocol of the system bus 111 when having received the acknowledge signal.
  • the bus conversion circuit 193 has a DMA function, and can perform read/write to/from the memory device such as the ROM 18 or the RAM 19 connected to the system bus 111 without passing through the CPU 112 .
  • An internal bus switch circuit 194 switches a connection destination of the internal bus according to a control signal from a control circuit 199 .
  • the internal bus switch circuit 194 connects data of the scan processing unit 116 or an output signal from the interpreter/renderer 117 to the compression/decompression unit 118 , thereby to enable continuance of the processing without spooling the data or the output signal in the RAM 19 .
  • the internal bus switch circuit 194 can connect an output signal from the compression/decompression unit 118 to the image processing unit 119 , and an output signal from the image processing unit 119 to the print processing unit 120 .
  • Each switch (SW) includes a buffer or a flip-flop, and drives the output signal.
  • a demultiplexer circuit 195 is a circuit that performs bus conversion and address decoding, and divides a signal into register access control signals directed to the respective processing units when the CPU 112 performs register access through the system bus 111 .
  • the demultiplexer circuit 195 includes an address decoder 196 , a bus conversion circuit 197 , and a register bus selector 198 .
  • the bus conversion circuit 197 performs protocol conversion from the system bus 111 to the internal bus.
  • the address decoder 196 detects an address accessed by the CPU 112 , and outputs a control signal to the register bus selector 198 to access a desired processing unit.
  • the register bus selector 198 generates a chip select signal from the control signal, and performs a register access to any of the processing units with the register address and data.
  • bus bridge unit 121 The above is description of the bus bridge unit 121 .
  • a power management unit (PMU) 122 is a power supply control circuit that has a function to change a power supply level with a power supply control signal, by performing register setting upon receiving an instruction from the CPU 112 .
  • regions in gray illustrate power supply domains, and six power supply domains 130 to 135 correspond to each function (processing units), as described below.
  • the power supply domain 130 the scan processing unit
  • the power supply domain 131 the interpreter/renderer
  • the power supply domain 132 the compression/decompression unit
  • the power supply domain 133 the image processing unit
  • the power supply domain 134 the print processing unit
  • the power supply domain 135 a system control unit
  • the power supply domains 130 to 134 separately receive the power supply from the power supply unit 17 .
  • the power supply domain 135 is always in a power supply state when the power supply unit 17 is in power supply setting.
  • the power supply domains 130 to 134 are connected to the power supply unit 17 through respective power supply SWs, and the power is supplied to or cut off from a semiconductor element in the power supply domain.
  • Power supply SWs 140 to 144 are circuits that supply or cut off the power supply to/from the corresponding power supply domains 130 to 134 .
  • the respective power supply SWs supply one of Vdd and Vss supplied from the power supply unit 17 according to power supply control signals 150 to 154 from the PMU 122 to the respective power supply domains (see FIG. 3 described below).
  • the power supply SWs are configured to switch the power supply using a metal oxide semiconductor field effect transistor (MOSFET).
  • MOSFET metal oxide semiconductor field effect transistor
  • the power supply control signals 150 to 154 are signals that respectively switch the power supply SWs 140 to 144 , and output levels of the signals can be switched to an active state by making a register setting of the PMU 122 by the CPU 112 .
  • the register setting of the PMU 122 at the time of reset and the time of cancellation of reset is to cause the output levels of the power supply control signals to be in an non-active state. That is, the power supply control signals 150 to 154 are not in the active state (activated state) unless an instruction is given from the CPU 112 . Therefore, the power supply domains 130 to 134 at the time of an input of the power supply are in the power supply cutoff state because the output levels of the power supply control signals 150 to 154 are in the non-active state.
  • Isolators 160 to 164 are protection circuits that hold a signal value so that when the power supply is cut off by the power supply SW, the indefinite signal is not input or propagated to the power supply domain side to which the power is supplied from the cut-off power supply domain side. Accordingly, damage of the semiconductor element in the power supply domain in operation due to an input of the indefinite signal can be prevented.
  • FIG. 3 is a diagram for describing an operation of the isolator circuit 160 .
  • the isolator 160 is configured of a combination circuit with the power supply control signal 150 so that the output signal from the power supply domain 130 to which power supply is cut off, to the power supply domain 132 to which power is supplied, does not become the indefinite signal.
  • the power supply control signal 150 and an AND circuit 180 are combined. In this case, at the time of the power supply, the signal is output at a high level and at the time of the power supply cutoff, the signal is fixed to a low level of the power supply control signal 150 . Meanwhile, when the output signal to the power supply domain 132 is a low active signal (a signal that reaches a low level at the active state), the power supply control signal 150 inverted by an inverter 181 and an OR circuit 182 are combined. In this case, the signal is output at a low level at the time of the power supply, and is fixed to a high level at the time of the power supply cutoff.
  • FIG. 4 is a table illustrating a relationship between representative operation modes in the multi-function peripheral 1 and power supply states of each power supply domain.
  • the ⁇ marks indicate the power supply state
  • the x marks indicate the power supply cutoff state.
  • SEND of the operation modes is a function to transmit the scan data read in the scanner device 13 to the host computer 2 and the like through the network, as JPEG compression data or the like.
  • BOX print is a function to read and print the image data stored in the memory such as the HDD in advance.
  • description will be given for each operation mode along the table of FIG. 4 .
  • the power supply is controlled to be supplied only to the power supply domain 135 (system control unit domain), and the power supply to the power supply domains 130 to 134 corresponding to the other function units is controlled to be cut off.
  • the power supply domain 131 (interpreter/renderer domain) is not used, and thus the power supply to the power supply domain 131 is controlled to be cut off, and the power supply is controlled to be supplied to the other power supply domains. Details will be described below.
  • the power supply domain 130 (scan processing unit domain) is not used and thus the power supply to the power supply domain 130 is controlled to be cut off, and the power supply is controlled to be supplied to the other power supply domains. Details will be described below.
  • the power supply domain 131 (interpreter/renderer domain) and the power supply domain 134 (print processing unit domain) are not used. Therefore, the power supply to the power supply domains 131 and 134 is controlled to be cut off, and the power is controlled to be supplied to the other power supply domains. That is, the power supply is controlled in this case such that the print processing unit domain is added to the power cut off target at the time of the above-described copy mode.
  • the power supply domain 130 scan processing unit domain
  • the power supply domain 131 interpreter/renderer domain
  • the power supply domain 133 image processing unit domain
  • the power supply domain 130 , 131 , and 133 is cut off.
  • the power supply is controlled to be supplied to the other power supply domains. That is, the power supply in this case is controlled such that the scan processing unit domain and the image processing unit domain are added to the power cut off target at the time of the above-described copy mode.
  • the power supply domain 132 corresponding to the compression/decompression unit 118 that is the function unit having a high use frequency, out of the power supply domains 130 to 134 corresponding to each function unit, is treated as the power supply domain having high priority when the power is supplied. That is, an input order of the power supply is controlled such that the power is supplied to the power supply domain 132 having many circle marks in the table of FIG. 4 which corresponds to the compression/decompression function used in all of the operation modes except IDLE, in priority to the power supply domains 130 , 131 , 133 , and 134 corresponding to the other function units.
  • the operation modes of the multi-function peripheral 1 are not limited to the above-described modes, and other operation modes (for example, a FAX mode) may be included. In that case, with respect to the power supply domain corresponding to the function of the operation mode, supply and cutoff of the power may be controlled, by the above-described method for the power supply control.
  • the LSI 11 of the controller unit 10 is in the IDLE state (in the state where the power supply to the power supply domains 130 to 134 is cut off, and the power is being supplied to the power supply domain 135 ), and the CPU 112 is in an operable state, before start of a copy operation.
  • the output signal from the power supply domain in the power supply cutoff state to the power supply domain in the power supply state exists between the power supply domain 132 (compression/decompression unit domain) and the power supply domain 135 (system control unit domain).
  • the output signal is fixed to the level of the non-active state by the isolator 164 .
  • the output signal from the power supply domain 135 to the power supply domain 132 is not provided with an isolator. The reason is that, while the power supply domains 130 to 134 are in the power supply cutoff state at the time of an input of the power, as described above, the power supply to the power supply domain 135 is always performed prior to the power supply to the power supply domain 132 , and thus the indefinite signal is not propagated.
  • the output signal from the power supply domain higher in an input order of the power, to the power supply domain lower in an input order is not provided with the isolator.
  • FIGS. 5A and 5B are flowcharts illustrating flows of the power supply control when the operation mode of the multi-function peripheral 1 is the copy mode.
  • FIG. 5A illustrates control in a case of supplying the power
  • FIG. 5B illustrates control in a case of cutting off the power, respectively.
  • step S 501 the CPU 112 makes a setting for supplying the power to the power supply domain 132 (compression/decompression unit domain), to the PMU 122 .
  • the power supply control signal 152 enters the active state, and the power supply domain 132 is switched to the power supply state by the power supply SW 142 .
  • the power supply control signal 152 of the PMU 122 is changed to the high-level signal, the signal level fixed to the non-active state by the isolator 164 is changed to the signal level driven by the power supply domain 132 . That is, the signal level of the high active signal is changed to the high level and the signal level of the low active signal is changed to the low level.
  • the output signal from the power supply domain in the power supply cutoff state to the power supply domain in the power supply state exists between the power supply domains 130 , 131 , 133 , and 134 , and the power supply domain 132 .
  • the signal level in this case is fixed to the level of the non-active state by the isolators 160 to 163 . Therefore, the indefinite signal is not propagated.
  • the output signals from the power supply domain 132 to the power supply domains 130 , 131 , 133 , and 134 are not provided with an isolator. This is because the power supply is supplied to the power supply domain 132 first and the indefinite signal is not propagated to the power supply domains 130 , 131 , 133 , and 134 .
  • step S 502 the CPU 112 makes a setting for supplying the power to the power supply domain 130 (scan processing unit domain), to the PMU 122 .
  • the power supply control signal 150 enters the active state, and the power supply domain 130 is switched to the power supply state by the power supply SW 140 .
  • the power supply control signal 150 of the PMU 122 is changed to the high-level signal. Therefore, the signal level fixed to the non-active state by the isolator 160 is changed to the signal level driven by the power supply domain 130 .
  • step S 503 the CPU 112 makes a setting for supplying the power supply to the power supply domain 133 (image processing unit domain), to the PMU 122 .
  • the power supply control signal 153 enters the active state, and the power supply domain 133 is switched to the power supply state by the power supply SW 143 .
  • the power supply control signal 153 of the PMU 122 is changed to the high-level signal. Therefore, the signal level fixed to the non-active state by the isolator 162 is changed to the signal level driven by the power supply domain 133 .
  • step S 504 the CPU 112 makes a setting for supplying the power supply to the power supply domain 134 (print processing unit domain), to the PMU 122 .
  • the power supply control signal 154 enters the active state, and the power supply domain 134 is switched to the power supply state by the power supply SW 144 .
  • the power supply control signal 154 of the PMU 122 is changed to the high-level signal. Therefore, the signal level fixed to the non-active level by the isolator 163 is changed to the signal level driven by the power supply domain 134 .
  • steps S 502 to S 504 in the flow of FIG. 5A the power is supplied in the order of the scan processing unit domain, the image processing unit domain, and the print processing unit domain.
  • the power supply may be in no particular order. The important thing is that the power supply to the power supply domain 132 corresponding to the compression/decompression unit 118 that is a function having a high use frequency is performed prior to the power supply to the other power supply domains.
  • the power supply cutoff control at the time of the copy mode will be described along the flowchart of FIG. 5B .
  • the CPU 112 starts the power supply cutoff control to return the state to the original IDLE state.
  • step S 511 the CPU 112 makes a setting for cutting off the power supply to the power supply domain 134 (print processing unit domain), to the PMU 122 . Therefore, the power supply control signal 154 enters the non-active state, and the power supply to the power supply domain 134 is cut off by the power supply SW 144 . At this time, the power supply control signal 154 of the PMU 122 is changed to the low-level signal. Therefore, the signal level is fixed to the signal level of the non-active state by the isolator 163 from the signal level driven by the power supply domain 134 . That is, the high active signal is fixed to the low-level signal, and the low active signal is fixed to the high-level signal.
  • step S 512 the CPU 112 makes a setting for cutting off the power supply to the power supply domain 133 (image processing unit domain), to the PMU 122 .
  • the power supply control signal 153 is changed to the low-level signal. Therefore, the signal level is fixed to the signal level of the non-active state by the isolator 162 from the signal level driven by the power supply domain 133 .
  • step S 513 the CPU 112 makes a setting for cutting off the power supply to the power supply domain 130 (scan processing unit domain), to the PMU 122 .
  • the power supply control signal 150 is changed to the low-level signal. Therefore, the signal level is fixed to the signal level of the non-active state by the isolator 160 from the signal level driven by the power supply domain 130 .
  • step S 514 the CPU 112 makes a setting for cutting off the power supply to the power supply domain 132 (compression/decompression unit domain), to the PMU 122 .
  • the power supply control signal 152 is changed to the low-level signal. Therefore, the signal level is fixed to the signal level of the non-active state by the isolator 164 from the signal level driven by the power supply domain 132 .
  • step S 511 to S 513 in the flow of FIG. 5B the power supply is cut off in the order of the print processing unit domain, the image processing unit domain, and the scan processing unit domain.
  • the cut-off may be in no particular order.
  • the important thing is that the power supply cutoff to the power supply domain 132 corresponding to the compression/decompression unit 118 that is the function having a high use frequency is performed after the power supply cutoff to the other power supply domains.
  • the power supply to the power supply domain 132 (compression/decompression unit domain) having high priority out of the power supply domains 130 to 134 , is performed first, and the power supply cutoff is performed last.
  • the input signals to the power supply domains 130 , 133 , and 134 to which the output signal from the power supply domain 132 is connected do not become the indefinite signal.
  • the power supply domain 131 (interpreter/renderer domain) that is in the power supply cutoff state is fixed to the level of the non-active state by the isolator 161 . Thus, there is no propagation of the indefinite signal.
  • the interpreter/renderer 117 in the power supply domain 131 is directly connected to the image processing unit 119 in the power supply domain 133 , the power needs to be supplied to the power supply domain 131 before the power supply to the power supply domain 133 is performed. Therefore, the power consumption may not be decreased, or installing an isolator between the power supply domain 131 and the power supply domain 133 becomes necessary, so that the circuit scale is increased.
  • a bus bridge circuit in the power supply domain 132 supply and cutoff control of the power and installing the isolator between the power supply domain 131 and the power supply domain 133 become unnecessary.
  • the isolator 164 is required for an I/F signal (a signal between the bus bridge unit 121 and the system bus 111 ) from the power supply domain 132 to the system bus 111 .
  • the bus bridge unit 121 decodes a high-order bit of an address to generate a select signal of an appropriate block, an address area of the signal line of the internal bus becomes small.
  • the bus bridge unit 121 needs a 3-bit address to sort the received address into five blocks (the processing units 116 to 120 ).
  • the system bus 111 may just use a 18-bit width address area and the processing units 116 to 120 may just use 16-bit width address area. Accordingly, it becomes unnecessary to connect higher address data.
  • the number of protocol control signal lines is decreased. Therefore, the number of connection signal lines from the power supply cutoff domain to the power supply domain can be decreased. As a result, the number of isolators 160 to 164 to be inserted can be decreased.
  • FIGS. 6A and 6B are flowcharts illustrating flows of the power supply control when the operation mode of the multi-function peripheral 1 is the PDL print mode.
  • FIG. 6A illustrates control in a case of supplying the power
  • FIG. 6B illustrates control in a case of cutting off the power supply.
  • the power supply control at the time of the PDL print mode will be described along the flowchart of FIG. 6A .
  • the PDL data is transmitted to the multi-function peripheral 1 through the network I/F 12 .
  • the control of supplying the power to the power supply domain necessary for the PDL print operation is started in the procedure below.
  • step S 601 the CPU 112 makes a setting for supplying the power to the power supply domain 132 (compression/decompression unit domain), to the PMU 122 .
  • the power supply control signal 152 enters the active state, and the power supply domain 132 is switched to the power supply state by the power supply SW 142 .
  • the power supply control signal 152 of the PMU 122 is changed to the high-level signal. Therefore, the signal level fixed to the non-active state by the isolator 164 is changed to the signal level driven by the power supply domain 132 . That is, the signal level of the high active signal is changed to the high level, and the signal level of the low active signal is changed to the low level.
  • the output signal from the power supply domain in the power supply cutoff state to the power supply domain in the power supply state exists between the power supply domains 130 , 131 , 133 , and 134 , and the power supply domain 132 . Then, the signal level in this case is fixed to the level of the non-active state by the isolators 160 to 163 . Therefore, the indefinite signal is not propagated. The reason why no isolator is provided in the output signals from the power supply domain 132 to the power supply domains 130 , 131 , 133 , and 134 is described above.
  • step S 602 the CPU 112 makes a setting for supplying the power supply to the power supply domain 131 (interpreter/renderer domain), to the PMU 122 .
  • the power supply control signal 151 enters the active state, and the power supply domain 131 is switched to the power supply state by the power supply SW 141 .
  • the power supply control signal 151 of the PMU 122 is changed to the high-level signal. Therefore, the signal level fixed to the level of the non-active state by the isolator 161 is changed to the signal level driven by the power supply domain 131 .
  • step S 603 the CPU 112 makes a setting for supplying the power to the power supply domain 133 (image processing unit domain), to the PMU 122 .
  • the power supply control signal 153 enters the active state, and the power supply domain 133 is switched to the power supply state by the power supply SW 143 .
  • the power supply control signal 153 of the PMU 122 is changed to the high-level signal. Therefore, the signal level fixed to the non-active state by the isolator 162 is changed to the signal level driven by the power supply domain 133 .
  • step S 604 the CPU 112 makes a setting for supplying the power to the power supply domain 134 (print processing unit domain), to the PMU 122 .
  • the power supply control signal 154 enters the active state, and the power supply domain 134 is switched to the power supply state by the power supply SW 144 .
  • the power supply control signal 154 of the PMU 122 is changed to the high-level signal. Therefore, the signal level fixed to the non-active state by the isolator 163 is changed to the signal level driven by the power supply domain 134 .
  • the power supply control at the time of the PDL print mode The CPU 112 performs the PDL print operation along the program after execution of this sequence. Details of the PDL print operation are not the point of the disclosure, and thus description is omitted.
  • steps S 602 to S 604 in the flow of FIG. 6A the power is supplied in the order of the interpreter/renderer domain, the image processing unit domain, and the print processing unit domain. However, the power supply may be in no particular order. The important thing is that the power supply to the power supply domain 132 corresponding to the compression/decompression unit 118 that is a function having a high use frequency is performed prior to the power supply to the other power supply domains.
  • the power supply cutoff control at the time of the PDL print mode will be described along the flowchart of FIG. 6B .
  • the CPU 112 starts the power supply cutoff control to return the state to the original IDLE state.
  • step S 611 the CPU 112 makes a setting for cutting off the power supply to the power supply domain 134 (print processing unit domain), to the PMU 122 .
  • the power supply control signal 154 enters the non-active state, and the power supply to the power supply domain 134 is cut off by the power supply SW 144 .
  • the power supply control signal 154 of the PMU 122 is changed to the low-level signal. Therefore, the signal level is fixed to the signal level of the non-active state by the isolator 163 from the signal level driven by the power supply domain 134 . That is, the high active signal is fixed to the low-level signal, and the low active signal is fixed to the high-level signal.
  • step S 612 the CPU 112 makes a setting for cutting off the power supply to the power supply domain 133 (image processing unit domain), to the PMU 122 .
  • the power supply control signal 153 is changed to the low-level signal. Therefore, the signal level is fixed to the non-active state by the isolator 162 from the signal level driven by the power supply domain 133 .
  • step S 613 the CPU 112 makes a setting for cutting off the power supply to the power supply domain 131 (interpreter/renderer domain), to the PMU 122 .
  • the power supply control signal 151 is changed to the low-level signal. Therefore, the signal level is fixed to the signal level of the non-active state by the isolator 161 from the signal level driven by the power supply domain 131 .
  • step S 614 the CPU 112 makes a setting for cutting off the power supply to the power supply domain 132 (compression/decompression unit domain), to the PMU 122 .
  • the power supply control signal 152 is changed to the low-level signal. Therefore, the signal level is fixed to the signal level of the non-active state by the isolator 164 from the signal level driven by the power supply domain 132 .
  • step S 611 to S 613 in the flow of FIG. 6B the power supply is cut off in the order of the print processing unit domain, the image processing unit domain, and the interpreter/renderer domain.
  • the cut-off may be in no particular order.
  • the important thing is that the power supply to the power supply domain 132 corresponding to the compression/decompression unit 118 that is a function having a high use frequency is performed after the power supply cutoff to the other power supply domains.
  • the power supply to the power supply domain 132 (compression/decompression unit domain) out of the power supply domains 130 to 134 is controlled to be supplied first, and to be cut off last.
  • the input signals to the power supply domains 131 , 133 , and 134 to which the output signal from the power supply domain 132 is connected do not become the indefinite signal.
  • the power supply domain 130 (scan processing unit domain) that is in the power supply cutoff state is fixed to the level of the non-active state by the isolator 160 , and thus there is no propagation of the indefinite signal.
  • the number of connection signal lines from the power supply cut-off domain to the power supply domain becomes small. As a result, the number of the isolators 160 to 164 to be inserted can be decreased.
  • Embodiments of the disclosure can also be realized by a computer of a system or apparatus that reads out and executes computer executable instructions recorded on a storage medium (e.g., non-transitory computer-readable storage medium) to perform the functions of one or more of the above-described embodiment(s) of the disclosure, and by a method performed by the computer of the system or apparatus by, for example, reading out and executing the computer executable instructions from the storage medium to perform the functions of one or more of the above-described embodiment(s).
  • the computer may comprise one or more of a central processing unit (CPU), micro processing unit (MPU), or other circuitry, and may include a network of separate computers or separate computer processors.
  • the computer executable instructions may be provided to the computer, for example, from a network or the storage medium.
  • the storage medium may include, for example, one or more of a hard disk, a random-access memory (RAM), a read only memory (ROM), a storage of distributed computing systems, an optical disk (such as a compact disc (CD), digital versatile disc (DVD), or Blu-ray Disc (BD)TM), a flash memory device, a memory card, and the like.

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • Power Sources (AREA)
  • Facsimiles In General (AREA)
  • Control Or Security For Electrophotography (AREA)
  • Accessory Devices And Overall Control Thereof (AREA)
US14/885,852 2014-10-21 2015-10-16 Semiconductor integrated circuit and method for controlling power supply in semiconductor integrated circuit Active US9519336B2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2014214301A JP6341832B2 (ja) 2014-10-21 2014-10-21 半導体集積回路、半導体集積回路における電源の供給を制御する方法、及びプログラム
JP2014-214301 2014-10-21

Publications (2)

Publication Number Publication Date
US20160109924A1 US20160109924A1 (en) 2016-04-21
US9519336B2 true US9519336B2 (en) 2016-12-13

Family

ID=55749028

Family Applications (1)

Application Number Title Priority Date Filing Date
US14/885,852 Active US9519336B2 (en) 2014-10-21 2015-10-16 Semiconductor integrated circuit and method for controlling power supply in semiconductor integrated circuit

Country Status (2)

Country Link
US (1) US9519336B2 (enrdf_load_stackoverflow)
JP (1) JP6341832B2 (enrdf_load_stackoverflow)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI622871B (zh) * 2016-12-30 2018-05-01 瑞昱半導體股份有限公司 顯示控制器之顯示控制晶片及其運作方法
JP2020098394A (ja) * 2018-12-17 2020-06-25 株式会社デンソー 電源回路
US11507174B2 (en) * 2020-02-25 2022-11-22 Qualcomm Incorporated System physical address size aware cache memory
CN114637386B (zh) * 2022-03-24 2024-08-06 南京英锐创电子科技有限公司 低功耗调试通路的处理方法、调试系统及电子设备

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009151573A (ja) 2007-12-20 2009-07-09 Fujitsu Microelectronics Ltd 半導体集積回路
US20150006936A1 (en) * 2013-06-29 2015-01-01 Kyocera Document Solutions Inc. Communication device for processing target data quickly
US20150089261A1 (en) * 2013-09-24 2015-03-26 Kabushiki Kaisha Toshiba Information processing device and semiconductor device

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3668601B2 (ja) * 1997-10-23 2005-07-06 株式会社リコー 画像形成装置
JP3483511B2 (ja) * 2000-01-31 2004-01-06 キヤノン株式会社 画像形成システム、サーバ端末装置、画像形成システムにおける制御方法、記憶媒体及び管理コンピュータ
JP2005254483A (ja) * 2004-03-09 2005-09-22 Canon Inc 画像処理装置およびデータ処理装置および電力制御方法およびコンピュータが読み取り可能なプログラムを格納した記憶媒体およびプログラム
JP4846272B2 (ja) * 2005-06-07 2011-12-28 ルネサスエレクトロニクス株式会社 半導体集積回路装置
US20080162957A1 (en) * 2006-12-31 2008-07-03 Paul Lassa Selectively powering data interfaces
JP4886529B2 (ja) * 2007-01-22 2012-02-29 キヤノン株式会社 画像形成装置及びその制御方法、プログラム
JP2013218367A (ja) * 2012-04-04 2013-10-24 Canon Inc 画像形成装置

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009151573A (ja) 2007-12-20 2009-07-09 Fujitsu Microelectronics Ltd 半導体集積回路
US20150006936A1 (en) * 2013-06-29 2015-01-01 Kyocera Document Solutions Inc. Communication device for processing target data quickly
US20150089261A1 (en) * 2013-09-24 2015-03-26 Kabushiki Kaisha Toshiba Information processing device and semiconductor device

Also Published As

Publication number Publication date
JP6341832B2 (ja) 2018-06-13
US20160109924A1 (en) 2016-04-21
JP2016081411A (ja) 2016-05-16

Similar Documents

Publication Publication Date Title
US9519336B2 (en) Semiconductor integrated circuit and method for controlling power supply in semiconductor integrated circuit
KR102372289B1 (ko) 메모리 액세스 시스템, 그 제어방법, 컴퓨터 판독가능한 기억매체, 및 화상 형성장치
US8817287B2 (en) Image forming apparatus, method for controlling the same, and storage medium
US20210011660A1 (en) Information processing apparatus and control method
JP6590718B2 (ja) 情報処理装置及びその制御方法
US20220180118A1 (en) Edge device, storage medium, and method of controlling edge device
US11036668B2 (en) Electronic apparatus including device configured to be shifted to power saving state and connected to PCI device, and control method thereof
US10656954B2 (en) Information processing apparatus, activation method of information processing apparatus, and storage medium
US10811060B2 (en) Information processing apparatus and control method thereof
US9189639B2 (en) Data processing apparatus and method for controlling same
US20190179393A1 (en) Electronic apparatus, control method in electronic apparatus, and apparatus
US10871926B2 (en) Information processing apparatus including SRAM capable of shifting to plurality of power saving modes according to control signal and control method thereof
US20100309517A1 (en) Image Forming Apparatus and Method
US20180167531A1 (en) Information processing apparatus and semiconductor integrated circuit
US10637349B2 (en) Image forming apparatus and control method of image forming apparatus controlling a power factor correction circuit
US20160050332A1 (en) Image processing apparatus for controlling dynamic reconfigurable apparatus, information processing method for image processing apparatus, and storage medium for storing program to achieve information processing method
JP2009037526A (ja) データ転送装置、リクエスト発生装置、及びリクエスト発生方法
US10802561B2 (en) Information processing apparatus
JP4650358B2 (ja) 画像処理装置
US8902689B2 (en) Controlling electric power supply to a memory in an image processing apparatus
US8699071B2 (en) Image forming apparatus and method of forming an image thereof
US20150271362A1 (en) Image processing apparatus, image processing method, and non-transitory recording medium storing image processing program
JP2004362593A (ja) プリンタメモリ
JP5202265B2 (ja) 画像処理装置、プログラム及び画像処理装置の制御方法
US20150332133A1 (en) Image processing apparatus, information processing method, and program for high speed activation and terminal reduction

Legal Events

Date Code Title Description
AS Assignment

Owner name: CANON KABUSHIKI KAISHA, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NOMURA, YOSHIHISA;REEL/FRAME:037360/0651

Effective date: 20151007

STCF Information on status: patent grant

Free format text: PATENTED CASE

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 4

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 8